Hardware layout and configuration
UM1668
8/70
DocID025151 Rev 2
2
Hardware layout and configuration
The STM32439I-EVAL evaluation board is designed around the STM32F439NIH6 (216-pin
TFBGA package).
The hardware block diagram
Figure 2
illustrates the connection between the
STM32F439NIH6 and peripherals (SDRAM, SRAM, NOR Flash, camera module, color
LCD, USB OTG connectors, motor control connector, USART, IrDA, Ethernet, audio, CAN,
RF-EEPROM, MicroSD Card and embedded ST-LINK) and
Figure 3
will help the user to
locate these features on the actual evaluation board.
Figure 2. Hardware block diagram
069
*3,2
27*)6
,&
86$57
-7$*
3RWHQWLRPHWHU
-R\VWLFN
/('V
.H\EXWWRQ
5)((3520
FRQQHFWRU
56
WUDQVFHLYHU
,U'$
WUDQVFHLYHU
56
FRQQHFWRU
&RORU7)7/&'
¶9*$
63,
6$,
$XGLR
&RGHF
(PEHGGHG
67/,1.9
86%7\SH%
FRQQHFWRU
-7$* WUDFH
FRQQHFWRU
([WHQVLRQ
FRQQHFWRUV
IRU*3,2V
'LJLWDOPLFURSKRQH
670)1,+
&$1GULYHU
FRQQHFWRU
&$1
0RWRUFRQWURO
FRQQHFWRU
&RPSDUDWRU
6'5$0
6',2
0LFUR6'
FDUG
)0&
0,,
3+<
,QWHJUDWHG5-
FRQQHFWRU
27*+6
8/3,
5*%
*3,2
,2
H[SDQGHU
86%0LFUR$%
FRQQHFWRU
86%SRZHU
VZLWFK
65$0
125)ODVK
86%0LFUR$%
FRQQHFWRU
27*)6
86%0LFUR$%
FRQQHFWRU
86%SRZHU
VZLWFK
$XGLRWHUPLQDO
FRQQHFWRU
0HPRU\
FRQQHFWRUV
'&0,
,&
&DPHUD
([WHQVLRQ
FRQQHFWRU
9UHJXODWRU
9UHJXODWRU
9UHJXODWRU
,2VKDUHGZLWKPRWRUFRQWURO
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from