DocID025151 Rev 2
43/70
UM1668
Schematics
69
4 Schematics
Figure 24. STM32439I-EVAL
STMicroelectronics
Title:
Number:
Rev:
Sheet
of
B.2(PCB.SCH)
Date:
7/24/2013
MB1045
1
1
6
STM324x9I-EVAL
N
ote1:
Text
in
italic
placed
on
a
wire
doesn’
t
correspond
to
net
name.
It
just
helps
to
identify
rapidly
MCU
IO
related
to
this
wire.
N
ote2:ESD
protection
component
D15
on
CAN
was
added
from
Version
A.1
to
B.1
N
ote3:Jumper
JP16(CAN_RX)
replaced
R259
from
Version
A.1
to
B.1
N
ote4:Signal
LCD_ON/OFF
on
PC
6
was
removed
from
Version
A.1
to
B.1
N
ote5:Reset
pin
of
U7
was
controlled
by
system
reset
from
Version
A.1
to
B.1
N
ote6:BSN20
were
used
on
TR1
and
TR2
from
Version
A.1
to
B.1
N
ote7:R16
was
unmounted
by
default
from
Version
A.1
to
B.1
N
ote8:PC6
as
I2C_CK
input
timer
and
PC7
as
output
clock
timer
to
Mems
microphone
from
Version
A.1
to
B.1
N
ote9:SDRAM's
part
number
was
changed
to
MT48LC4M32B2B5-7
from
Version
A.1
to
B.1
N
ote10:Bootloader
function
was
removed
from
B.1
to
B.2
SAI1_SCKB
SAI1_FSB
SAI1_SDB
S
A
I1_SDA
Audio_IN
T
I2C1_SDA
I2C1_SCL
SAI1_MCLK
B
M
IC_CK
I2S3_SD
U_Audio
Audio.SchDoc
TDI
RESET#
TRACE_D3
TRACE_D2
TRACE_D1
TRACE_D0
TRACE_CK
TRST
TMS/SWDIO
TCK/SWCLK
TDO/SWO
U_JTAG&Trace
JTAG&Trace.SchDoc
P
A[0..15]
P
B[0..15]
P
C[0..15]
P
D[0..15]
P
E[0..15]
P
F
[0..15]
P
G[0..15]
P
H[0..15]
P
I[0..15]
WAKE
U
P
MC_EnA
M
II
_RX_CLK
MC_EnB
M
II
_MDIO
MC_EnIndex
ULP
I_CK
MC_Emergency
STOP
M
II
_RX_DV
MC_UL
L
CD_BL_CTRL
MC_PF
C
sy
nc1
RS232/IrDA_TX
RS232/IrDA_RX
USB_FS1_ID
CAN1_RX
USB_FS1_DM
MC_PF
Cpwm
CAN1_TX
USB_FS1_DP
MC_PF
C
sy
nc2
TMS/SWDIO
TCK/SWCLK
TDI
MC_VL
MC_WL
TDO/SWO
M
IC_CK
TRST
I2C1_SCL
M
II
_TXD3
MC_DissipativeBrake
I2C1_SDA
USB_FS2_ID
USB_FS2_DM
USB_FS2_DP
U
L
P
I_STP
M
II
_MDC
MC_CurrentA
M
II
_TXD2
MC_CurrentB
M
II
_TX_CLK
MC_CurrentC
M
II
_RXD0
MC_BusVoltage
M
II
_RXD1
MC_Heatsink
MC_UH
MC_VH
uSD_D0
MC_WH
uSD_D1
uSD_D2
S
P
I3_SCK
uSD_D3
S
P
I3_MIS
O
uSD_CLK
S
P
I3_MOSI
TAMPER_KEY
M
II
_CRS
L
CD_ENB
uSD_CMD
F
MC_NOE
F
MC_NWE
F
MC_NWAIT
I2S3_SD
F
MC_NE1
F
MC_NBL3
F
MC_NBL2
EXT_INT
M
II
_RX_ER
ULP
I_DIR
L
CD_HSYNC
L
CD_VSYNC
L
CD_CLK
F
MC_NBL0
F
MC_NBL1
TRACE_CK
TRACE_D0
TRACE_D2
TRACE_D1
S
A
I1_SDA
TRACE_D3
SAI1_SDB
SAI1_SCKB
SAI1_FSB
SAI1_MCLK
B
P
otentiometer
SDNRAS
L
ED1
L
ED2
SDCLK
F
MC_NE2
L
ED4
L
ED3
M
II
_TX_EN
MC_NTC
M
II
_TXD0
M
II
_TXD1
SDNCAS
SDCKE0
SDNE0
M
II
_COL
U
L
P
I_NXT
SDNWE
M
II
_RXD2
M
II
_RXD3
L
CD_R[0..7]
L
CD_G[0..7]
L
CD_B[0..7]
D[0..31]
A[0..23]
U
L
P
I_D[0..7]
RESET#
P
J[0..15]
P
K
[0..7]
P
AR_HSYNC
P
AR_PC
L
K
P
AR_VSYNC
P
AR_D[0..11]
M
II
_MCO
U_MCU
MCU.SchDoc
F
MC_NE2
F
MC_NE1
F
MC_NWE
F
MC_NOE
F
MC_NWAIT
F
MC_NBL0
F
MC_NBL1
D[0..31]
A[0..23]
SDNCAS
SDNWE
SDNRAS
SDNE0
SDCKE0
SDCLK
F
MC_NBL3
F
MC_NBL2
U_Memo
ry
M
em
o
ry
.SchDoc
MC_Emergency
STOP
MC_CurrentA
MC_CurrentB
MC_CurrentC
MC_PF
C
sy
nc1
MC_PF
C
sy
nc2
MC_WL
MC_VH
MC_VL
MC_UH
MC_UL
MC_WH
MC_NTC
MC_DissipativeBrake
MC_PF
Cpwm
MC_EnA
MC_EnB
MC_Heatsink
MC_BusVoltage
MC_EnIndex
U_MotorControl
MotorControl.SchDoc
L
ED4
L
ED3
L
ED1
L
ED2
JOY_SEL
JOY_DOWN
JOY_LE
F
T
JOY_RIGHT
JOY_UP
P
otentiometer
WAKE
U
P
TAMPER_KEY
U
_
P
eripherals
P
eripherals.SchDoc
U
_
P
ower
P
ower.SchDoc
RS232/IrDA_TX
RS232/IrDA_RX
U_RS232&IrDA
RS232&IrDA.SchDoc
TDI
TRST
TMS/SWDIO
TCK/SWCLK
TDO/SWO
RESET#
U_ST_LI
N
K
ST_LI
N
K
.SCHDOC
U
L
P
I_D[0..7]
ULP
I_CK
ULP
I_DIR
U
L
P
I_NXT
U
L
P
I_STP
RESET#
USB_FS2_DM
USB_FS2_DP
OTG_FS2_PowerSwitchOn
OTG_FS2_OverCurrent
USB_FS2_ID
U_USB_OTG
USB_OTG.SchDoc
OTG_FS1_PowerSwitchOn
OTG_FS1_OverCurrent
USB_FS1_DM
USB_FS1_DP
USB_FS1_ID
U_USB_OTG_FS
USB_OTG_FS.SchDoc
+3V3
25MHz
clock
25MHz
clock
10MHz
clock
10MHz
clock
84MHz
clock
90MHz
clock
Same
length
Same
length
60MHz
clock
CAN1_TX
CAN1_RX
uSD_CLK
uSD_CMD
uSD_D0
uSD_D1
uSD_D2
uSD_D3
MicroSDCard_Detect
I2C1_SCL
I2C1_SDA
IO_Expandor_INT
EXP_
IO
2
EXP_
IO
3
EXP_
IO
4
EXP_
IO
5
EXP_
IO
6
EXP_
IO
7
EXP_
IO
8
EXP_
IO
1
EXP_
IO
9
EXP_
IO10
EXP_
IO11
EXP_
IO12
EXP_
IO13
EXP_
IO14
EXP_
IO15
EXP_
IO
0
U_CAN&MicroSDD&IO_Expandor
CAN&MicroSDD&IO_Expandor.SchDoc
25MHz
clock
R173
1
K
5
R171
1
K
5
P
A[0..15]
P
B[0..15]
P
C[0..15]
P
D[0..15]
P
E[0..15]
P
F
[0..15]
P
G[0..15]
P
H[0..15]
P
I[0..15]
P
J[0..15]
P
K
[0..7]
RESET#
F
MC_NWAIT
U_ExtensionConnector
ExtensionConnector.SchDoc
L
CD_R[0..7]
L
CD_HSYNC
L
CD_VSYNC
L
CD_CLK
L
CD_ENB
L
CD_BL_CTRL
I2C1_SDA
I2C1_SCL
L
CD_B[0..7]
L
CD_G[0..7]
RSTI
XSDN
P
AR_HSYNC
P
AR_PC
L
K
P
AR_VSYNC
P
AR_D[0..11]
S
P
I3_SCK
S
P
I3_MIS
O
S
P
I3_MOSI
L
CD_IN
T
C
am
era_PL
U
G
RESET#
U_LCD&Camera&Connectors
L
CD&Camera&Connectors.SchDoc
M
II
_TXD0
M
II
_TX_EN
M
II
_TX_CLK
M
II
_RXD0
M
II
_RX_ER
M
II
_RX_DV
M
II
_RX_CLK
M
II
_COL
M
II
_CRS
M
II
_MDC
M
II
_MDIO
RESET#
M
II
_TXD1
M
II
_TXD2
M
II
_TXD3
M
II
_RXD1
M
II
_RXD2
M
II
_RXD3
MII
_IN
T
M
II
_MCO
U_Ethernet
Ethernet.SchDoc
24MHz
clock
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from