82
MEX-1HD
•
MAIN BOARD IC3003
TMS320C6211GFN167 (DSP)
Pin No.
Pin Name
I/O
Description
1, 2
VSS
—
Ground terminal
3
CLKIN
I
System clock input terminal (37.5 MHz)
4
PLLV
—
Power supply terminal (+3.3V) (for PLL)
5
RSV2
O
Reserved terminal Not used
6
TCK
I
Clock signal input terminal (for test) Not used
7
TDI
I
Data input terminal (for test) Not used
8
TDO
O
Data output terminal (for test) Not used
9, 10
CVDD
—
Power supply terminal (+1.8V)
11
VSS
—
Ground terminal
12
CVDD
—
Power supply terminal (+1.8V)
13
XRESET
I
Reset signal input from the CPU
14
VSS
—
Ground terminal
15, 16
HD13, HD11
I/O
Two-way AV data bus with the CPU/ATA interface IC
17
DVDD
—
Power supply terminal (+3.3V)
18
HD7
I/O
Two-way AV data bus with the CPU/ATA interface IC
19 to 21
VSS
—
Ground terminal
22
CVDD
—
Power supply terminal (+1.8V)
23
DVDD
—
Power supply terminal (+3.3V)
24
VSS
—
Ground terminal
25
PLLF
—
PLL low-pass filter connection to external components and a bypass capacitor
26
XTRST
I
Reset signal input terminal Not used
27
TMS
I
Mode select terminal (for test) Not used
28
DVDD
—
Power supply terminal (+3.3V)
29, 30
EMU1, EMU3
I/O
Emulation terminal Not used
31
VSS
—
Ground terminal
32
EMU5
I/O
Emulation terminal Not used
33
DVDD
—
Power supply terminal (+3.3V)
34
HD15
I/O
Two-way AV data bus with the CPU/ATA interface IC
35
VSS
—
Ground terminal
36 to 38
HD10, HD8,
HD5
I/O
Two-way AV data bus with the CPU/ATA interface IC
39
CVDD
—
Power supply terminal (+1.8V)
40
VSS
—
Ground terminal
41
EXT_INT5
I
AV bus block data transfer completely signal input from the CPU/ATA interface IC
42
EXT_INT4
I
AV bus command-set signal input from the CPU/ATA interface IC
43
CVDD
—
Power supply terminal (+1.8V)
44
CLKMODE0
I
Clock mode setting terminal Fixed at “L” in this set
45
DVDD
—
Power supply terminal (+3.3V)
46
PLLG
—
PLL analog GND connection for the low-pass filter
47
CVDD
—
Power supply terminal (+1.8V)
48, 49
VSS
—
Ground terminal
50
DVDD
—
Power supply terminal (+3.3V)
51
EMU4
I/O
Emulation terminal Not used
52
RSV0
O
Reserved terminal Not used
53
NMI
I
Non-maskable interrupt input Fixed at “H” in this set
54, 55
HD14, HD12
I/O
Two-way AV data bus with the CPU/ATA interface IC
Содержание MEX-1HD - Audio Library System
Страница 123: ...123 MEX 1HD MEMO ...