Sony MEX-1HD - Audio Library System, Руководство по обслуживанию

Страница: 70 / 124

70
MEX-1HD
Pin No. Pin Name I/O Description
65 VDD0 — Power supply terminal (+5V)
66 VDD1 — Power supply terminal (+3.3V)
67 VSS1 — Ground terminal
68, 69 DD15, DD0 I/O ATAPI two-way data bus with the CPU/ATA interface IC and HDD
70, 71 DD14, DD1 I/O ATAPI two-way data bus with the CPU/ATA interface IC and HDD
72, 73 DD13, DD2 I/O ATAPI two-way data bus with the CPU/ATA interface IC and HDD
74, 75 DD12, DD3 I/O ATAPI two-way data bus with the CPU/ATA interface IC and HDD
76 VSS1 — Ground terminal
77, 78 DD11, DD4 I/O ATAPI two-way data bus with the CPU/ATA interface IC and HDD
79, 80 DD10, DD5 I/O ATAPI two-way data bus with the CPU/ATA interface IC and HDD
81, 82 DD9, DD6 I/O ATAPI two-way data bus with the CPU/ATA interface IC and HDD
93, 84 DD8, DD7
I/O
ATAPI two-way data bus with the CPU/ATA interface IC and HDD
85 VDD0 — Power supply terminal (+5V)
86 TEST1
I
For test terminal (normally: fixed at “L”)
87 ROUT
O
Audio signal output terminal (R-ch) Not used
88 AUVDD — Power supply terminal (+5V)
89 AUVSS — Ground terminal
90 LOUT
O
Audio signal output terminal (L-ch) Not used
91 VSS — Ground terminal
92 XTALCK
I
System clock input terminal (33.8688 MHz)
93 XTAL
O
System clock output terminal (33.8688 MHz)
94 VDD0 — Power supply terminal (+5V)
95 FSX/LRCK
O
Not used
96 EFLG/CK2
O
Not used
97 TRV2/DATA
I/O
Not used
98 TRV
I/O
Not used
99
FLOCK/
CRCERRC2F/PCK
O
FLOCK/CRCERRC2F/PCK signal output terminal Not used
100 EFMOUT
O
EFM signal output terminal Not used
101 OUTPORT
O
Not used
102 SW1
I
Tray close detection input terminal Not used
103 SW2
I
Tray open detection input terminal Not used
104 SW3
I
Detection signal input for an eject key Not used
105 to 107
IOPORT3 to
IOPORT5
I/O
Not used
108 IOPORT6
O
Standby signal output to the BA5918FP
109 VSSD — Ground terminal
110 VDD1 — Power supply terminal (+3.3V)
111 VSS — Ground terminal
112 VDDD — Power supply terminal (+5V)
113 IOPORT7
O
Brake signal output to the spindle motor driver
114, 115
IOPORT8,
IOPORT9
I/O
Not used
116 DSLB
O
PWM signal output for slice level
117 AVDD — Power supply terminal (+3.3V)
118, 119
SLCIST1,
SLCIST2
I
EFM slice level setting terminal