SH7262/SH7264 Group
Hardware Design Guide
REJ06B0999-0100 Rev. 1.00
Page 13 of 36
Jun. 30, 2010
4.1.3
Boot Modes 1 and 3
Boot modes 1 and 3 allow the engineer to boot the SH7264 from serial flash memory which is connected to channel 0
of the Renesas Serial Peripheral Interface (RSPI). This section describes boot modes 1 and 3. Steps 1 and 2 are initiated
by the MCU in SPI boot mode, step 3 (optional) is a function of the “loader” that is being executed
(note)
.
NOTE: This step is listed as optional because the “loader” may not actually perform an application load for various
reasons (bad image in FLASH, waiting on Hardware response, waiting on “security” key, etc).
(1) Execute the Internal ROM program to boot
After waking up from power-on reset, CPU executes the program stored in the Internal ROM program to boot
(closed).
(2) Transfer the loader program
CPU transfers an 8-KB loader program from the start address of the serial flash memory connected to RSPI channel
0 to the start address of high-speed internal RAM.
In boot mode 1, the communication speed is at the 1/2 of the bus clock (B
φ
). In boot mode 3, the communication
speed is at the 1/4 of the bus clock (B
φ
). Set the boot mode according to the specifications of the serial flash
memory used.
After transferring the loader program is completed, CPU jumps to high-speed internal RAM to start executing the
transferred loader program.
(3) Transfer the application program (optional)
Use the RSPI within the loader program to load data from serial flash memory to internal RAM or external RAM.
Figure 8 shows the schematic view of boot modes 1 and 3.
Internal ROM program to
boot (closed)
Loader program
(8 KB)
Loader program
(8 KB)
High-speed internal RAM
Internal RAM
Application
program
External RAM
Serial flash memory
Application
program
Application
program
Renesas serial
peripheral
interface
Channel 0
H'FFF8 0000
H'FFF8 1FFF
Read request
Read
Read
Read request
SH7264
(1) Execute program
(2) Loading into high-speed
internal RAM
(3) Loading into external
or internal RAM
Figure 8 Boot Modes 1 and 3 Schematic View