![Quectel Smart Module Series Скачать руководство пользователя страница 65](http://html1.mh-extra.com/html/quectel/smart-module-series/smart-module-series_hardware-design_3780024065.webp)
Smart Module Series
SA800U-WF Hardware Design
SA800U-WF_Hardware_Design 64 / 106
DSI0_LN1_P
J2-34
AO
LCD0 MIPI lane 1 data (+)
DSI0_LN2_N
J2-20
AO
LCD0 MIPI lane 2 data (-)
DSI0_LN2_P
J2-22
AO
LCD0 MIPI lane 2 data (+)
DSI0_LN3_N
J2-14
AO
LCD0 MIPI lane 3 data (-)
DSI0_LN3_P
J2-16
AO
LCD0 MIPI lane 3 data (+)
DSI1_CLK_N
J2-21
AO
LCD1 MIPI clock (-)
DSI1_CLK_P
J2-19
AO
LCD1 MIPI clock (+)
DSI1_LN0_N
J2-13
AO
LCD1 MIPI lane 0 data (-)
DSI1_LN0_P
J2-15
AO
LCD1 MIPI lane 0 data (+)
DSI1_LN1_N
J2-37
AO
LCD1 MIPI lane 1 data (-)
DSI1_LN1_P
J2-39
AO
LCD10 MIPI lane 1 data (+)
DSI1_LN2_N
J2-27
AO
LCD1 MIPI lane 2 data (-)
DSI1_LN2_P
J2-25
AO
LCD1 MIPI lane 2 data (+)
DSI1_LN3_N
J2-31
AO
LCD1 MIPI lane 3 data (-)
DSI1_LN3_P
J2-33
AO
LCD1 MIPI lane 3 data (+)
LCD_BL_A
J4-4
PO
Power output for LCD
backlight
LCD_BL_K1
J4-3
AI
Current sink 1 for LCD
backlight
LCD_BL_K2
J4-2
AI
Current sink 2 for LCD
backlight
LCD_BL_K3
J4-27
AI
Current sink 3 for LCD
backlight
LCD_BL_K4
J4-26
AI
Current sink 4 for LCD
backlight
VDISP_P
J4-29
PO
Display bias output (+)
VDISP_M
J4-30
PO
Display bias output (-)
PWM_PMI_GPIO5
J2-146
DO
PWM output
1.8 V power domain.
PWM_PMI_GPIO8
J2-144
DO
PWM output