CLASS NO.
A
ll
r
ights
s
tr
ic
tly
r
e
se
rv
ed
. R
epr
oduc
ti
on or
is
su
e
to
t
h
ir
d
p
ar
ties
in
an
y f
o
rm
w
h
at
ev
er
is
n
o
t
p
e
rm
it
te
d
w
ithout w
ri
tte
n a
u
thor
it
y,
fr
om
the
pr
opr
ie
tor
s
.
.
NAME
2838 100 05424
TY
CHECK
SUPERS
.
DATE
Property of
PHILIPS ELECTRONICS INDUSTRIES (TAIWAN) LTD.-C.E.
10
A4
0.9 BDL3245E/BDL4245E/BDL4645E
32”/42”/46” FHD LCD PUBLIC DISPLAY
2011-07-01 PHILIPS Page 6 of 38
MMD Confidential
2. ELECTRICAL REQUIREMENTS
All performance specifications are defined under “STANDARD TESTING CONDITIONS”, unless
otherwise specified.
2.1 Standard Testing Conditions
•
Warm up time -
≥
30 min.
•
Ambient temperature -
15
°
C ~35
°
C.
•
Ambient light -
400-600 lux
•
Relative humidity - 25% ~ 75%.
•
Barometric pressure -
860 mbar ~ 1013 mbar.
•
Dark room conditions -
< 1 lux for optical measurements
2.2 Video / Audio Input Signals
2.2.1 PC input signal requirements
z
VGA sync input -
TTL level, separate H/V sync only, “+” or “-” polarity,
terminated
with
≥
2.2k
Ω
impedance.
Video pixel rate: 13.5 MHz to 165 MHz
z
HDMI input - TMDS channel:
¾
Carries video data.
¾
Signaling method: According to DVI 1.0 specification.
Single-link (Type A HDMI).
¾
Video pixel rate: 25 MHz to 165 MHz (Type A)
DDC
channel:
¾
Allows source to interrogate capabilities of sink.
¾
I²C signaling with 100 kHz clock.
¾
E-EDID data structure according to EIA/CEA-861B
and VESA Enhanced EDID.
HDMI hot plug test
:
Power turn on 7sec with picture.
z
DVI input
Compliance with DVI Specification 1.0 and supports copy
protection (HDCP)
z
VGA analog RGB level - 0 ~ 700mV linear, positive polarity, terminated with 75
Ω
impedance.
z
I²C DDC signal -
DDC2B required, DDC serial Data & Clock, DDC components are
connected to both display Vcc and DDC +5V (from PC via video
cable), that the PC can read the DDC data also when the
display
is
powered
off.
To
prevent current feedback into PC,
blocking diodes
are required at display side.
z
Preset timings -
65 preset modes sets, 27 factory preset mode sets, timing, size
and centering have been pre-aligned in factory according to
specifications.
Timing Table for
MMD Projects_20110
Содержание BDL4245E/00
Страница 35: ...35 5 Block Diagram 5 1 Scaler Board ...
Страница 78: ...78 78 3 Remove all the screws as follow ...
Страница 79: ...79 4 Remove the main frame from the panel ...
Страница 83: ...83 3 Remove all the screws as follow ...
Страница 84: ...84 84 4 Remove the main frame from the panel ...
Страница 89: ...89 3 Set the parameters as below figure ...
Страница 91: ...91 6 Click Commands batch to load the file isp_psi_ext txt ...
Страница 95: ...95 ...
Страница 97: ...97 ...
Страница 100: ...100 100 5 Click Auto to upgrade 6 Update processing ...
Страница 101: ...101 7 Upgrade successfully 6 Troubleshooting Not connected error The way to cure it by select correct ISP Target ...
Страница 104: ...104 104 2 Tick the Analog DVI and click Loadfile to set the parameters 3 Select the EDID folder ...
Страница 137: ...137 ...
Страница 138: ...138 138 15 Monitor Exploded View ...
Страница 139: ...139 ...
Страница 140: ...140 140 ...
Страница 144: ...144 144 17 General Product Specification Please refer to the Product Specification the next page ...