HP 64782, Руководство пользователя, Страница: 207 / 554

Emulation Analyzer Trace Signals
When you qualify states, you specify values that should be found on the
analyzer trace signals. The emulation analyzer trace signals are described in
the table that follows.
Emulation Analyzer Trace Signals
Trace
Signals Analyzer
Channel # Signal
Name Signal
Description
0-23 0-23 A0-A15 Address Lines 0-15
32-47 32-47 D0-D15 Data Lines 16-31
bit 0 ch 48 BACKGROUND 0 = in monitor or RESET
1 = not in monitor and not RESET
bit 1
bit 2
bit 3 ch 49
ch 50
ch 51 FCO
FC1
FC2 These are the translation RAM derivation of the
processor function codes. If the processor has been
configured such that these are FC* signals, the
translation RAM will pass the signals directly. If the
processor has been configured such that these signals
are chip selects, one of three bus values will be driven,
based on chip select programming. If the chip select
programming does not differentiate between user and
supervisor, the FC value will be 011 BIN. If the chip
select is supervisor, the FC value will be 100 BIN. If
the chip select is user, the FC value will be 000 BIN.
bit 4 ch 52 R/W 0 = write bus cycle
1 = read bus cycle
bit 5
bit 6 ch 53
ch 54 SIZ0
SIZ1 These are processor SIZ signals, which may be
configured as I/O pins. If analysis status bits 15:14 are
equal to 0:0, the processor has been configured such
that these signals are SIZ.
bit 7 ch 55 MAPBYTE When = 0, the memory mapper has been programmed
such that the current emulation memory address is
byte wide.
When = 1, the memory mapper has been programmed
such that the current emulation memory address is
word wide.
Using the Emulation Analyzer
To position the trace display on screen
206