6.9.5
Command
The I
2
C Command register is used to control the I
2
C bus state, issue read and write
commands, and clear pending interrupts. It can be written at address offset 0x4 and read
back at offset 0x6.
I
2
C Command Register (Offset 0x4/0x6)
Bit
Name
Access
Default
Description
7
STA
R/W
0
Start. Automatically cleared. Always read as zero.
0: No action
1: Generate a Start bit
6
STO
R/W
0
Stop. Automatically cleared. Always read as zero.
0: No action
1: Generate a Stop bit
5
RD
R/W
0
Read. Automatically cleared. Always read as zero.
0: No action
1: Read from slave
4
WR
R/W
0
Write. Automatically cleared. Always read as zero.
0: No action
1: Write to slave
3
ACK
R/W
0
Acknowledgement
0: Send ACK when receiver
1: Send NACK when receiver
2:01
—
R
0b00
Reserved
0
IACK
R/W
0
Interrupt acknowledge. Automatically cleared. Always
read as zero.
0: No action
1: Clear pending interrupt
FPGA Registers
GFK-2896 Hardware Reference Manual 69
For public disclosure
Содержание Mini COM Express 10
Страница 10: ...Notes 10 GFK 2896 Mini COM Express Type 10 Module mCOM10 L1500 For public disclosure...
Страница 14: ...Notes 14 GFK 2896 Mini COM Express Type 10 Module mCOM10 L1500 For public disclosure...
Страница 18: ...Notes 18 GFK 2896 Mini COM Express Type 10 Module mCOM10 L1500 For public disclosure...
Страница 74: ...Notes 74 GFK 2896 Mini COM Express Type 10 Module mCOM10 L1500 For public disclosure...
Страница 80: ...Notes 80 Mini COM Express Type 10 Module mCOM10 L1500 For public disclosure...
Страница 81: ......
Страница 82: ...GE Intelligent Platforms 1 800 433 2682 1 434 978 5100 www ge ip com GFK 2896 For public disclosure...