6.7.5
FIFO Control
This register is used to enable and clear the transmit and receive data FIFOs, and to set
the trigger levels.
UART FIFO Control Register (Offset 0x2)
Bit
Name
Access
Default
Description
7:06
RX_TRIG
W
0b00
Receive FIFO interrupt trigger level
16-byte FIFO
0b00: 1 byte
0b01: 4 bytes
0b10: 8 bytes
0b11: 14 bytes
64-byte FIFO
0b00: 1 byte
0b01: 16 bytes
0b10: 32 bytes
0b11: 56 bytes
256-byte FIFO
0b00: 1 byte
0b01: 32 bytes
0b10: 64 bytes
0b11: 128 bytes
5:04
TX_TRIG
W
0b00
Transmit FIFO trigger level
16-byte FIFO
0bXX: 1 byte
64-byte FIFO
0b00: 1 byte
0b01: 16 bytes
0b10: 56 bytes
0b11: 64 bytes
256-byte FIFO
0b00: 1 byte
0b01: 64 bytes
0b10: 224 bytes
0b11: 256 bytes
3:0
DMA_MODE
W
0
DMA mode select
2:0
TX_CLR
W
0
Writing a 1 clears the transmit FIFO.
This bit is self-clearing.
1:0
RX_CLR
W
0
Writing a 1 clears the receiver FIFO.
This bit is self-clearing.
0:0
EN
W
0
FIFO enable
FPGA Registers
GFK-2896 Hardware Reference Manual 59
For public disclosure
Содержание Mini COM Express 10
Страница 10: ...Notes 10 GFK 2896 Mini COM Express Type 10 Module mCOM10 L1500 For public disclosure...
Страница 14: ...Notes 14 GFK 2896 Mini COM Express Type 10 Module mCOM10 L1500 For public disclosure...
Страница 18: ...Notes 18 GFK 2896 Mini COM Express Type 10 Module mCOM10 L1500 For public disclosure...
Страница 74: ...Notes 74 GFK 2896 Mini COM Express Type 10 Module mCOM10 L1500 For public disclosure...
Страница 80: ...Notes 80 Mini COM Express Type 10 Module mCOM10 L1500 For public disclosure...
Страница 81: ......
Страница 82: ...GE Intelligent Platforms 1 800 433 2682 1 434 978 5100 www ge ip com GFK 2896 For public disclosure...