CAEN
Electronic Instrumentation
UM6508
–
DT5495 User Manual rev. 0
36
Configuration ROM (0x8100-0x81FF)
The following registers contain module configuration information according to
Tab. 9.2
.
Only the 8 LSBs of each location of the Configuration ROM are significant.
Description
Address
Content
checksum
0x8100
An eight bit 2
’
s complement binary checksum. The
sum of the bytes starts from offset 0x8104 for the
number of bytes specified in the length field
(inclusive)
checksum_length2
0x8104
0x00
checksum_length1
0x8108
0x00
checksum_length0
0x810C
0x20
constant2
0x8110
0x84
constant1
0x8114
0x84
constant0
0x8118
0x01
c_code
0x811C
0x43
r_code
0x8120
0x52
oui2
0x8124
0x00
oui1
0x8128
0x40
oui0
0x812C
0xE6
version
0x8130
0x00
board2
0x8134
0x00
board1
0x8138
0x09
board0
0x813C
0xBF
revis3
0x8140
0x00
revis2
0x8144
0x00
revis1
0x8148
0x00
revis0
0x814C
PCB revision
sernum1
0x8180
Serial Number (MSB)
sernum0
0x8184
Serial Number (LSB)
Tab. 9.2:
ROM Address Map of the DT5495
Note:
The oui0/1 fields represent CAEN Manufacturer identifier (IEEE OUI), which is equal to 0x40E6.
Note:
The board serial number can be read with two accesses: if the serial number on the module front panel is 1245
(hex 0x4DD), for instance, the Serial Number’s MSB (0x8180) will be 0x04, while the Serial Number’s LSB (0x8184) will
be 0xDD.
Configuration and Status Registers (0x8200-0x83FF)
Address
Register/Content
Read/Write
0x8200
MFPGA firmware revision
R
0x8204 ÷ 0x8214
reserved
0x8218
Software reset
W
0x8220
Scratch register
R/W
0x8224 ÷ 0x83FC
reserved
-
Tab. 9.3:
CSR registers