
27
It must be stressed that any monitor connected to either the R.G.B. or video B.N.C. sockets must be
electrically isolated from the mains supply. The easiest way to check this is to consult the manufactures
of the monitor in question.
Colour television receivers usually require a UHF modulated PAL encoded signal. Such a signal is
provided by the BBC Microcomputer from the socket marked "UHF out". An Astec UM1233 modulator,
which has a video bandwidth of 8MHz, is used to convert the composite video signal to the required UHF
signal.
The PAL encoding is performed using discrete circuitry. A 17.73 MHz signal is generated by a crystal
controlled oscillator consisting of a transistor (Q10) and a 17.73 MHz crystal (X2). The signal produced is
then inverted using a NAND gate (part of IC50) and divided by four using a 74574 bistable (IC46) to
provide the 4.4325 MHz colour subcarrier frequency. The quadrature colour-difference signals "U" and
"V" are produced on pin 9 of IC46 and pin 11 of IC48 respectively. The horizontal synchronisation pulses
produced by the CRTC (IC2) use an exclusive OR gate (part of IC48) to gate the "V" colour difference
signal. This produces the required alternating phase signal for each horizontal line scan. Exclusive OR
gates (IC47 and IC48) are then used to generate the yellow, cyan, green, magenta, red and blue colours
according to the phase relationships of the "U" and "V" signals. These signals are then "mixed" using six
NAND gates (IC49 and part of IC50). The colour burst gate signal is generated using an inverter (part of
IC37) and a NOR gate (part of IC4). This arrangement is timed by a CR network (C45 and R189) thus
producing a burst gate pulse in the back porch period of the line scan. The burst gate signal is also mixed
using the NAND gate mixer
3.8 Cycle stretching.
Certain devices within the BBC microcomputer need to be serviced at 1MHz instead of the normal 2MHz.
These devices are:
i)
Analogue-to-digital converter (IC73)
ii)
System and user VIAs (IC3 and IC69).
iii)
Sideways ROMs (optional) (ICs 52,88,100 and 101).
iv)
MC6850 ACIA (IC4)
v)
6845 CRT controller (IC2).
vi)
1MHz extension bus (PL11)
The circuitry used to perform this function is designed around IC's 23,29,30,3l,33 and 34. Whenever a
1MHz device requires servicing, the relevant input of an 8 input NAND gate IC23 (74LS30 please note
this gate is drawn as a NOR gate with
Содержание BBC A
Страница 11: ...11 p11 intentionally left blank for diagram...
Страница 12: ...12 p12 intentionally left blank for diagram...
Страница 21: ...21 Figure 3 1 Generation of 6MHz Clock signal p21 left blank for diagram...
Страница 36: ...36...
Страница 41: ...41 p41 fig 3 5B and 3 5C...
Страница 42: ...42...