72
Virtex-5 RocketIO GTP Transceiver User Guide
UG196 (v1.3) May 25, 2007
Chapter 5:
Tile Features
R
Clocking using GREFCLK
The internal clock nets of the FPGA can provide the reference clock for the GTP_DUAL by
connecting the output of a global clock buffer (BUFG) or a regional clock buffer (BUFR) to
the CLKIN port. This type of clocking, called GREFCLK clocking, has the lowest
performance of any of the three clocking methods, because FPGA clocking resources
introduce too much jitter for operation at high rates. GREFCLK clocking should be
avoided, if possible. See the
Virtex-5 Data Sheet
for the jitter margins at different speeds.
shows how a GTP_DUAL tile connects to a BUFR or a BUFG. If a BUFR is used,
it must be located in the same region as the GTP_DUAL tile.
Reset
Overview
The GTP_DUAL tile must be reset before any of the GTP transceivers can be used. There
are three ways to reset a GTP_DUAL tile:
1.
Power up and configure the FPGA. Power-up reset is covered in this section.
2.
Drive the GTPRESET port High to trigger a full asynchronous reset of the GTP_DUAL
tile. GTPRESET is covered in this section.
3.
Assert one or more of the individual reset signals on the block to reset a specific
subcomponent of the tile. These resets are covered in detail in the sections for each
subcomponent.
This section also includes the instructions for implementing the Link Idle Reset circuit.
This circuit must be implemented with all instances of the GTP_DUAL tile to allow the RX
CDR circuit to operate correctly.
Figure 5-6:
Single GTP_DUAL Tile Clocked from the FPGA
GTP_DUAL
BUFG or BUFR
(1)
UG196_c5_06_100606
CLKI
N
Notes:
1. Refer to the
Virtex-5 Data Sheet
and the
Virtex-5 Configuration
Guide
for the maximum clock frequency and jitter
limitations of BUFR.
