![Trenton NTM6900 Technical Reference Download Page 20](http://html1.mh-extra.com/html/trenton/ntm6900/ntm6900_technical-reference_1158505020.webp)
NTM6900 / WTM7026 Technical Reference
Specifications
Processor
Intel® Xeon® Processor, 5500 Series, Quad or Dual-Core (NTM6900)
Intel® Xeon® Processor, 5600 Series, Six or Quad-Core (WTM7026)
Processor plugs into an LGA1336 socket
Bus Interface
PCI Express® 2.0
compatible and supports a PCI Local Bus
Data Path
DDR3-1333 Memory - 72-bit
PCI Express 2.0 & 1.1, x4 and x8 electrical links
PCI Bus - 32-bit
Serial Interconnect & Bus Speeds
PCI Express 2.0 – 5.0GHz per lane
PCI Express 1.1 – 2.5GHz per lane
PCI – 33MHz
Quick Path Interconnect Speeds
The Intel
®
5520 chipset supports 4.8GT/s, 5.86GT/s or 6.4GT/s data transfer speeds between processors and
between the processors and the motherboard’s IOH. The speed of the Intel
®
QPI depends on the type of CPU
installed. The Quick Path Interconnect enables both processor-to-processor resource sharing and fast data
transfers between CPUs and the Intel
®
5520 IOH.
Memory Interfaces
Three, dual-channel, Double Data Rate (DDR3) memory channels support PC3-10600, PC3-8500 or PC3-
6400 DIMMS connected directly to the processors. These memory interfaces may operated at speeds up to
1333MHz depending on the type of DDR3 DIMMs installed.
DMA Channels
The motherboard is fully PC compatible with seven DMA channels, each supporting type F transfers.
Interrupts
The motherboard is fully PC compatible with interrupt steering for PCI plug and play compatibility.
BIOS (Flash)
The BIOS is an AMIBIOS8
®
with built-in advanced CMOS setup for system parameters, peripheral
management for configuring on-board peripherals and other system parameters. The BIOS resides in the
Atmel
®
AT25128 SPI Serial EEPROM (SPI Flash). The BIOS may be upgraded from a USB thumb drive
storage device by pressing
<Ctrl> + <Home>
immediately after reset or power-up with the USB device
installed in drive A:. Custom BIOSs are available.
Cache Memory
The processors include either a 4MB, 8MB or 12MB last-level cache (LLC) memory capacity that is equally
shared between all of the processor cores on the die. Each individual processor core also has 256k mid-level
cache (MLC), a 32k L1 instruction cache and a 32k L1 data cache.
1-9
TRENTON
Technology
Inc.