Toshiba Satellite 1400 Series, Maintenance Manual

Page: 26 / 528

1 Hardware Overview 1.2 System Unit Block Diagram
1-12 Satellite 1400/2400 Series Maintenance Manual (960-364/365)
!
PCI Chip Set
•
North Bridge
Intel Brookdale-M (MCH-M) RG82845MZ (Satellite 2400 series)
Processor Host Bus Support:
– Supports the Intel Pentium 4 processor subset of the Enhances Mode
Scaleable Bus Protocol.
– 2x Address, 4x Data
– Supports system bus at 400MT/s (100MHz)
– Supports host bus Dynamic Bus Invention (DBI)
– Supports Jackson Technology
– Supports 32-bit host bus addressing
– 12 deep In-Order Queue
– GTL+ bus driver technology with integrated GTL termination resistors.
Memory System:
– Directly supports one DDR channel, 64b wide (72b with ECC)
– Supports 200-MHz DDR devices.
– All supported devices have 4 banks.
– Configurable option ECC operation (single bit Error Correction and
multiple bit Error Detection)
– Supports up to 16 simultaneous open pages.
– Supports page sizes of 2KB, 4KB, 8KB and 16KB. Page size is
individually selected for every row.
– Thermal throttling scheme to selectively throttle reads and/or writes.
Throttling can be triggered by preset read/write bandwidth limits.
– For DDR, Max of 2 Double-Sided DIMMs (4 rows populated) with
unbuffered PC1600 DDR (with or without ECC)
– By using 512 MB technology
System Interrupts:
– Supports only System Bus interrupt delivery mechanism.
Accelerated Graphics Port (AGP) Interface:
– Supports a single AGP device (either a connector or on the motherboard).
– Supports AGP 2.0 including 1x, 2x and 4x AGP data transfers and ax/4x
Fast Write protocol.
– Supports only 1.5V AGP electrical.
– 32 deep AGP request queue.
– High priority access support.
– Hierarchical PCI configuration mechanism.
– 32bit downstream address support for outbound PCI and Fast Write cycles.
– AGP Clamping and Sense AMP Control.