Texas Instruments OMAP36 Series, Technical Reference Manual

Page: 1266 / 3738

Public Version
Camera ISP Basic Programming Model
www.ti.com
Table 6-62. Camera ISP CCDC Conditional Configuration Parameters (continued)
Function Condition Configuration Required
Optical black clamp enabled CCDC_CLAMP [31] CLAMPEN = 0x1 CCDC_CLAMP [4:0] OBGAIN
&& CCDC_CLAMP [24:10] OBST
CCDC_SYN_MODE [13:12] INPMOD == 0 CCDC_CLAMP [27:25] OBSLN
CCDC_CLAMP [30:28] OBSLEN
Optical black clamp disabled CCDC_CLAMP [31] CLAMPEN = 0x0 CCDC_DCSUB
&&
CCDC_SYN_MODE [13:12] INPMOD == 0
Faulty-pixel correction CCDC_FPC [15] FPCEN = 0x1 CCDC_FPC [14:0] FPNUM
CCDC_FPC_ADDR
Fault Pixel Table must be in memory
Video-port (data formatter) CCDC_FMTCFG [15] VPEN = 0x1 CCDC_FMTCFG [14:12] VPIN
enabled CCDC_FMT_HORZ
CCDC_FMT_VERT
CCDC_FMTCFG
[0] FMTEN
CCDC_VP_OUT
CCDC_FMTCFG
[21:16] VPIF_FRQ
Reformatter enabled CCDC_FMTCFG [0] FMTEN = 0x1 CCDC_FMTCFG [1] LNALT
Reformatter enabled and CCDC_FMTCFG [0] FMTEN = 0x1 CCDC_FMTCFG [3:2] LNUM
line-alternating mode && CCDC_FMT_ADDRx (x = 0 to 7)
disabled CCDC_FMTCFG [1] LNALT = 0x0 CCDC_FMTCFG [11:8] PLEN_EVEN
CCDC_FMTCFG [7:4] PLEN_ODD
CCDC_PRGEVEN0 or CCDC_PRGEVEN1
CCDC_PRGODD0 or CCDC_PRGODD1
Write to memory or resizer CCDC_SYN_MODE [17] WEN = 0x1 CCDC_HORZ_INFO
|| CCDC_SYN_MODE [19] SDR2RSZ = 0x1 CCDC_VERT_START
CCDC_VERT_LINES
CCDC_SYN_MODE
[14] LPF
CCDC_CULLING
CCDC_ALAW
[3] CCDTBL
CCDC_SYN_MODE [11] PACK8
CCDC_CFG [12] BSWD
Write to memory CCDC_SYN_MODE [17] WEN = 0x1 CCDC_SDR_ADDR
CCDC_HSIZE_OFF
CCDC_SDOFST
A-Law CCDC_ALAW [3] CCDTBL = 0x1 CCDC_ALAW [2:0] GWDI
Interrupt usage VDINT[1:0] Interrupts are enabled CCDC_VDINT
Lens-shading compensation CCDC_LSC_CONFIG [0] ENABLE CCDC_LSC_CONFIG
CCSC_LSC_INITIAL
CCDC_LSC_TABLE_BASE
CCDC_LSC_TABLE_OFFSET
6.5.6.1.3 Camera ISP CCDC Pixel Selection (Framing) Register Dependencies
There are three locations in the data flow where the valid frame data can be defined:
• Data formatter input pixel selection
• Video port output pixel selection
• Output formatter pixel selection
Care must be taken to ensure that the frame definitions correspond to the output of the upstream frame
definitions. When the video port is enabled,
CCDC_VP_OUT [30:17] VERT_NUM must be less than
CCDC_FMT_VERT [12:0] FMTLNV.
Two data paths through the CCDC affect the programming of the pixel-selection registers, depending on
the value of the
CCDC_SYN_MODE [18] VP2SDR bit:
• VP2SDR = 0: The input data bypasses the data formatter/video port. In this case, only the memory
output frame parameters apply. This data path is represented by the white arrow in
Figure 6-111 .
• VP2SDR = 1: The input data passes through the data formatter/video port. In this case, both data
formatter frame definitions apply to the video-port output, and all three frame definitions apply to the
memory output. This data path is represented by the green shaded arrow in
Figure 6-111 .
1266 Camera Image Signal Processor SWPU177N – December 2009 – Revised November 2010
Copyright © 2009–2010, Texas Instruments Incorporated