TMPE633 User Manual Issue 1.0.3
Page 6 of 25
1 Product Description
The TMPE633 is a standard full PCI Express Mini Card, providing a user programmable Xilinx Spartan-6
LX25T FPGA.
The TMPE633-10R provides 26 ESD-protected 5 V-tolerant TTL lines, the TMPE633-11R provides 13
differential I/O lines using EIA-422 / EIA-485 compatible, ESD-protected line transceivers and the TMPE633-
12R provides 13 differential I/O lines using Multipoint-LVDS Transceiver.
All I/O lines are individually programmable as input or output. TTL I/O lines can be set to high, low, or tri-
state. Each TTL I/O line has a pull-resistor to a common programmable pull voltage that can be set so
+3.3 V, +5 V and GND. Differential I/O lines are terminated, EIA-422 / EIA-485 lines with 120 Ω, M-LVDS
lines with 100 Ω.
The I/O signals are accessible through a 30 pin latching connector.
The User FPGA is configured by a SPI flash. An in-circuit debugging option is available via a JTAG header
for read back and real-time debugging of the FPGA design (using Xilinx “ChipScope”).
User applications for the TMPE633 with XC6SLX25T-2 FPGA can be developed using the design software
ISE WebPACK which can be downloaded free of charge from www.xilinx.com.
TEWS offers a well-documented basic FPGA Example Application design. It includes an .ucf file with all
necessary pin assignments and basic timing constraints. The example design covers the main functionalities
of the TMPE633. It implements local Bus interface to local Bridge device, register mapping and basic I/O. It
comes as a Xilinx ISE project with source code and as a ready-to-download bit stream.
Please note: The basic example design requires the Embedded Development Kit (EDK), which is part of the
Embedded or System Edition of the ISE Design Suite from Xilinx (downloadable from
, a 30
day evaluation license is available).
Figure 1-1 : Block Diagram
