Supero X9DRL-7F, User Manual

Page: 84 / 113

4-10
X9DRL-7F/X9DRL-EF Motherboard User’s Manual
Ageing Timer Rollover
Select Disabled to allow the BIOS to determine how long the system should
wait before reallocating resources to PCI-E devices for data transferring when
a deadlock occurs. Select 32 us for the BIOS to wait for 32 us second before
reallocating system resources for use of PCI-E data transferring when a deadlock
occurs. The options are Disabled, 32 us,
128 us
, and 512 us.
Intel
®
I/OAT
Select Enabled to enable Intel I/OAT (I/O Acceleration Technology), which will
significantly reduce CPU overhead by leveraging CPU architectural improve -
ments and freeing the system resource up for other tasks. The options are
Disabled and
Enabled .
DCA Support
Select Enabled to use Intel's DCA (Direct Cache Access) Technology to improve
data transfer efficiency. The default is Enabled and can not be changed.
MMCFG Base
Use this feature to select the default value for the PCI MMIO (Memory-Mapped
IO) Base Address. The lower the value, the less available the system memory
will be in a 32-bit OS environment. The options are
0x80000000 , 0xA0000000
and 0xC0000000.
IIO 1 PCIe Port Bifurcation Control/IIO 2 PCIe Port Bifurcation Control
This submenu configures the following IO PCIe Port Bifurcation Control settings
for IIO 1 PCIe ports to determine how the available PCI-Express lanes to be
distributed between the PCI-Exp. Root Ports.
CPU1 Slot4 PCI-E 3.0 x8 Link Speed
This feature allows the user to set the PCI-Exp bus speed for the slot specified
above. The options are Gen1 (Generation 1), Gen2 and Gen3 .
CPU1 Slot6 PCI-E 3.0 x8 Link Speed
This feature allows the user to set the PCI-Exp bus speed for the slot specified
above. The options are Gen1 (Generation 1), Gen2 and Gen3 .

QPI Configuration
Current QPI Link
This item displays the current status of the QPI Link.