![background image](http://html.mh-extra.com/html/sony/hcd-md555/hcd-md555_service-manual_420816082.webp)
— 108 —
— BD (MD) Section —
IC172
BA6287F (BD (MD) Section),
IC550, 551
BA6287F (MECH RELAY Section)
1
2
3
4
OUT1
VM
VCC
FIN
8
7
6
5
GND
OUT2
VREF
RIN
CONTROL LOGIC
TSD
POWER
SAVE
DRIVER
DRIVER
IC201
UDA1341TS/N2 (BD (MD) Section)
VSS(AD) 1
VINL1 2
VDD(AD) 3
VINR1 4
VADCN 5
VINL2 6
VADCP 7
VINR2 8
OVERFL 9
VDDD 10
VSSD 11
SYSCLK 12
L3MODE 13
L3CLOCK
VREF
VSS(DAC)
VOUTL
VDD(DAC)
VOUTR
QMUTE
AGCSTAT
TEST2
TEST1
DATAI
DATAO
WS
BCK
L3DATA
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
0dB/6dB
SWITCH
ADC1L
0dB/6dB
SWITCH
ADC1R
PGA
ADC2L
PGA
ADC2R
DAC
DAC
DIGITAL
AGC
DIGITAL
INTERFACE
DIGT
AL MIXER
DECIMA
TION FIL
TER
DSP FEA
TURES
INTERPOLA
TION FIL
TER
NOISE SHAPER
REAK
DETECTOR
L3-BUS
INTERFACE
Summary of Contents for HCD-MD555
Page 13: ... 13 This section is extracted from instruction manual ...
Page 14: ... 14 ...
Page 15: ... 15 ...
Page 16: ... 16 ...
Page 17: ... 17 ...
Page 18: ... 18 ...
Page 19: ... 19 ...
Page 20: ... 20 ...
Page 21: ... 21 ...
Page 22: ... 22 ...
Page 23: ... 23 ...
Page 24: ... 24 ...
Page 74: ...HCD MD555 95 96 7 20 SCHEMATIC DIAGRAM PANEL SECTION Refer to page 110 for IC Block Diagrams ...
Page 122: ... 148 MEMO HCD MD555 ...