Sony BVP-900 Series, Maintenance Manual

Page: 151 / 520

2-25
BVP-900
BVP-900P
IC
C-MOS 2-CHANNEL MULTIPLEXER / DEMULTIPLEXER
(SCALE 3/1)
—TOP VIEW—
1
INH
0
0
1
A
0
1
X
ch0
ch1
OPEN
2
3
OPEN
INH V
EE
ch1
ch0
2 3
C
A
6
7
1
5
GND 4
8 V
DD(+3 to +18V)
0 ; LOW LEVEL
1 ; HIGH LEVEL
X ; DON'T CARE
6
7
5
ON
CHANNEL
CONT.INPUT
—TOP VIEW—
1
TYPE
7S04F
7SU04F
7SU04FU
4S69F
4SU69F
7SH04FU
7SHU04FU
V
DD
+ 2 to + 6V
+ 3 to + 18V
+ 2 to + 5.5V
2
GND 3
5 V
DD
4
A A
Y =
2 4
Y
A
0
1
Y
1
0
0 ; LOW LEVEL
1 ; HIGH LEVEL
Y = A
C-MOS INVERTER
1
GND
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
GND
V
CC
( + 16 V)
BYPASS
IF
IN
BIAS
SDS
METER
SD
OUT
F
AF
OUT
MUTE
REG
DET 1 DET 2 IF
OUT
IF AMP
BYPASS
1
IF IN
2
BIAS
3
GND (IF)
4
LPF
IF OUT
16
STATION
DET
SDS
5
METER
DRIVE
MUTE
DRIVE
METER OUT
6
SD OUT
7
F
9
AF AMP
AF OUT
10
REG
V
CC
12
MUTE
11
F DET
DET 2 IN
15
REG OUT
13
DET 1 IN
14
PEAK DET
FM IF SYSTEM (DIFFERENTIAL PEAK DETECT)
—SIDE VIEW—
TA75W393FU (TOSHIBA)
TA75W393FU-TE12R
NJM7812FA
TA7812S (TOSHIBA)
+ 12 V (1 A)
TA8129Z (TOSHIBA)
TC4S11F (TOSHIBA)CHIP PACKAGE
TC4S11F(TE85R)
TC7S00FU(TE85R) (TOSHIBA)CHIP PACKAGE
TC7SH00FU-TE85R (TOSHIBA)FLAT PACKAGE
TC4SU69F (TOSHIBA)CHIP PACKAGE
TC4SU69F(TE85R)
TC4W53FU (TOSHIBA)CHIP PACKAGE
TC4W53FU(TE12R)
8
1 2 3
7 6 5
4
V
EE
( _ 18V or GND)
V
CC
( + 18 or + 36V)
+
_
_
+
DUAL COMPARATORS
—TOP VIEW—
TYPE
1
2
GND 3
7S00F
7S00FU
V
DD
+ 3 to + 18V
+
2 to
+
6V
A
B
Y
A
B
Y =
Y = A • B = A + B
A
0
0
1
1
B
0
1
0
1
Y
1
1
1
0
0
1 ; LOW LEVEL
; HIGH LEVEL
5 V
DD
4
2
1
4
4S11F
4SU11F
7SH00FU + 2 to + 5.5V
(SCALE 6/1)
C-MOS 2-INPUT NAND GATE
—TOP VIEW—
3 1
2
INPUT OUTPUT
COMMON
OUTPUT
(1)
COMMON
(2)
INPUT
(3)
POSITIVE VOLTAGE REGULATOR
—FRONT VIEW—