RTM_UD1
This GPIO pin is user defined. It is pulled up to 3.3V through an 8.2K resistor and connected to
microcontroller pin 47. Default as an input.
RTM_UD2
This GPIO pin is user defined. It is pulled up to 3.3V through an 8.2K resistor and connected to
microcontroller pin 38. Default as an input.
RTM_UD3
This GPIO pin is user defined. It is pulled up to 3.3V through an 8.2K resistor and connected to
microcontroller pin 37. Default as an input.
DPx
These signals are the 16 differential PCIe lanes that make up the VP3500’s VPX data plane. The default
configuration for the data plane is a 4x4 but may be configured as 1x16 or 2x8 as well. The ports will
also auto negotiate to fewer lanes if the full port width is not supported. See section 5.3 for configuration
options.
DP1
The 4 -lane PCIe Port (FAT Pipe) connected to PCIe switch port 4 (in 4x4 configuration)
DP2
The 4-lane PCIe Port (FAT Pipe) connected to PCIe switch port 5 (in 4x4 configuration)
DP3
The 4-lane PCIe Port (FAT Pipe) connected to PCIe switch port 6 (in 4x4 configuration)
DP4
The 4-lane PCIe Port (FAT Pipe) connected to PCIe switch port 7 (in 4x4 configuration)
VP3500 User Manual • Document Number 101-3500-0001 • Revision A0
Property of Rigel Engineering, LLC. Confidential & Proprietary
690 Cone Park Court, Merritt Island, Florida 32952
page 32