![Phytec phyCORE-AM64 Series Hardware Manual Download Page 25](http://html1.mh-extra.com/html/phytec/phycore-am64-series/phycore-am64-series_hardware-manual_1554192025.webp)
PCM-072/phyCORE-AM64xx System on Module
L-860e.A0
© PHYTEC America L.L.C. 2022
25
CAUTION:
The Texas Instruments AM64xx is a multi-voltage operated microprocessor and as such, special attention should be
paid to the interface voltage levels to avoid unintentional damage to the microprocessor and other on-board
components. Please ensure that all module connections do not exceed their expressed maximum voltage/current or
drive power before the SOM is fully powered as damage from improper connections varies according to use and
application.
It is the user's responsibility to take appropriate safety measures to ensure that the module connections are protected
from overloading through connected peripherals.
Please refer to the pinout tables at the end of this section as well as in the various interface sections
information about the operating characteristics. Refer to section
for more information about
preventing damage from powering up too early.
4.9 Pinout Table
Table 7 phyCORE-AM64xx Connector X1, Column A Pinout
X1, Column A
Pin
SOM Signal Name
Type
Level
Processor Ball
Description
A1
VIN
PWR_I
5.0V
-
Main Power Supply Input
A2
VIN
PWR_I
5.0V
-
Main Power Supply Input
A3
VIN
PWR_I
5.0V
-
Main Power Supply Input
A4
GND
-
-
-
Ground
A5
GND
-
-
-
Ground
A6
X_UART0_RTS
I/O
3.3V
J5
A16
UART Request to Send (active low)
A7
X_UART0_CTS
I/O
3.3V
J5
B16
UART Clear to Send (active low)
A8
X_UART0_TX
I/O
3.3V
J5
C16
UART Transmit Data
A9
X_UART0_RX
I/O
3.3V
J5
D15
UART Receive Data
A10 GND
-
-
-
Ground
A11 X_MMC1_CLK
I/O
3.3V
L20
MMC/SD/SDIO Clock
A12 X_MMC1_CMD
I/O
3.3V
J19
MMC/SD/SDIO Command
A13 X_MMC1_DAT3
I/O
3.3V
K18
MMC/SD/SDIO Data
A14 X_MMC1_DAT2
I/O
3.3V
K19
MMC/SD/SDIO Data
A15 GND
-
-
-
Ground
A16 X_MMC1_DAT1
I/O
3.3V
L21
MMC/SD/SDIO Data
A17 X_MMC1_DAT0
I/O
3.3V
K21
MMC/SD/SDIO Data
A18 X_USB0_DM
I/O
Differential AA20
USB 2.0 Differential Data (negative)
A19 X_USB0_DP
I/O
Differential
AA19
USB 2.0 Differential Data (positive)
A20 GND
-
-
-
Ground
A21 X_SERDES0_REFCLK0_P
I/O
Differential
W17
Serdes Reference Clock Input/Output (positive)
(49.9 pulldown)
A22 X_SERDES0_REFCLK0_N
I/O
Differential
W16
Serdes Reference Clock Input/Output (negative)
(49.9 pulldown)
A23 GND
-
-
-
Ground
A24 X_SERDES0_TX0_P
O
Differential
AA17
SERDES Differential Transmit Data (positive)
A25 X_SERDES0_TX0_N
O
Differential
AA16
SERDES Differential Transmit Data (negative)
A26 GND
-
-
-
Ground
A27 X_SERDES0_RX0_P
I
Differential
Y16
SERDES Differential Receive Data (positive)
A28 X_SERDES0_RX0_N
I
Differential
Y15
SERDES Differential Receive Data (negative)
A29 GND
-
-
-
Ground