DS33Z41 Quad IMUX Ethernet Mapper
12 of 167
4 ACRONYMS AND
GLOSSARY
•
BERT—Bit Error Rate Tester
•
DCE—Data Communication Interface
•
DTE—Data Terminating Interface
•
FCS—Frame Check Sequence
•
HDLC—High Level Data Link Control
•
MAC—Media Access Control
•
MII—Media Independent Interface
•
RMII—Reduced Media Independent Interface
•
WAN—Wide Area Network
Note 1:
Previous versions of this document used the term “Subscriber” to refer to the Ethernet Interface function.
The register names have been allowed to remain with a “SU.” prefix to avoid register renaming.
Note 2:
Previous versions of this document used the term “Line” to refer to the Serial Interface. The register
names have been allowed to remain with a “LI.” prefix to avoid register renaming.
Note 3:
The terms “Transmit Queue” and “Receive Queue” are with respect to the Ethernet Interface. The
Receive Queue is the queue for the data that arrives on the MII/RMII interface, is processed by the MAC and
stored in the SDRAM. Transmit queue is for data that arrives from the Serial port, is processed by the HDLC and
stored in the SDRAM to be sent to the MAC transmitter.
Note 4:
This data sheet assumes a particular nomenclature of the T1 and E1 operating environment. In each
125
µ
s T1 frame, there are 24 8-bit channels plus a framing bit. It is assumed that the framing bit is sent first
followed by channel 1.
TIME SLOT NUMBERING SCHEMES
Time Slot
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
Channel
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
Phone
Channel
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30