MachXO5-NX Development Board
Evaluation Board User Guide
© 2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
46
FPGA-EB-02052-0.90
Figure A.9. HyperRam and ADC (BANK9)
5
5
4
4
3
3
2
2
1
1
D
D
C
C
B
B
A
A
HyperRAM and ADC
Target to support Type 5A for expended Dual H-Bridge
according PMOD spec v1.3.1
OSCILLATOR
POT1_WIPER
ADCP1
HR0_DQ1
HR0_DQ2
HR0_DQ3
HR0_DQ4
HR0_DQ5
HR0_DQ6
HR0_DQ7
HR0_RW
HR0_DQ0
HR0_CK
HR0_CS
HR_RST
HR0_CKN
HR1_DQ1
HR1_DQ2
HR1_DQ3
HR1_DQ4
HR1_DQ5
HR1_DQ6
HR1_DQ7
HR1_RW
HR1_DQ0
HR1_CK
HR1_CS
HR_RST
HR1_CKN
HR1_DQ1
HR1_DQ2
HR1_DQ3
HR1_DQ4
HR1_DQ5
HR1_DQ6
HR1_DQ7
HR1_DQ0
HR0_CS
HR0_DQ7
HR1_RW
HR1_CS
DPHY0_SDA
DPHY0_SCL
DPHY0_RST
ADCN0
ADCP0
27M_EN
27M_OSC
27M_OSC_OUT
ADCP1
ADCN1
ADCN0
ADCP0
ADCN1
ADCP1
MEN0
MDIR0
MEN1
MDIR1
27M_OSC_OUT
27M_OSC_EN
27M_OSC_EN
DPHY0_SDA
DPHY0_SCL
HR0_CK
HR0_CKN
DPHY0_CLK
DPHY0_FSYNC
HR_RST
HR0_RW
HR0_DQ1
HR0_DQ0
HR0_DQ2
HR0_DQ3
HR0_DQ4
HR0_DQ5
HR0_DQ6
HR1_CKN
HR1_CK
HR_RST
VCCIO9
VCC_ADC
VRAM
VRAM
VCCIO9
VRAM
VRAM
+1.0V
+1.2V +1.8V
VCC_CORE
VCCIO7
VRAM
VCCIO4
VRAM
MDIR1
[8]
MEN1
[8]
MDIR0
[8]
MEN0
[8]
SDA0 [3,5,6,8]
SCL0 [3,5,6,8]
DPHY0_RST
[7]
DPHY0_SDA
[7]
DPHY0_SCL
[7]
DPHY0_FSYNC
[7]
DPHY0_CLK
[7]
Date:
Size
Schematic Rev
o f
Sheet
Title
Lattice Semiconductor Applications
Email: [email protected]
Phone (503) 268-8001 -or- (800) LATTICE
Board Rev
Project
1.0
MachXO5-NX Development Board
B
9
11
Thursday, January 13, 2022
A
HyperRAM and ADC(BANK9)
Date:
Size
Schematic Rev
o f
Sheet
Title
Lattice Semiconductor Applications
Email: [email protected]
Phone (503) 268-8001 -or- (800) LATTICE
Board Rev
Project
1.0
MachXO5-NX Development Board
B
9
11
Thursday, January 13, 2022
A
HyperRAM and ADC(BANK9)
Date:
Size
Schematic Rev
o f
Sheet
Title
Lattice Semiconductor Applications
Email: [email protected]
Phone (503) 268-8001 -or- (800) LATTICE
Board Rev
Project
1.0
MachXO5-NX Development Board
B
9
11
Thursday, January 13, 2022
A
HyperRAM and ADC(BANK9)
C34
100nF
MachXO5-NX
U3J
VCCIO9
F2
VCCIO9
H4
PL2A/ ULC_GPLL0T_IN
B1
PL2B
C1
PL3B/ ULC_GPLL0T_MFGOUT2
D1
PL3A/ ULC_GPLL0T_MFGOUT1
D2
PL5A
E1
PL4B
E2
PL4A
E3
PL5B
F1
PL8B
G1
PL8A
G2
PL7B
G3
PL7A
G4
PL6B
G5
PL6A
G6
PL11B
H1
PL11A
H2
PL10B
H5
PL10A
H6
PL9A
H7
PL15B
J1
PL15A/ PCLKT9_0
J2
PL14B
J3
PL14A
J4
PL13B
J5
PL13A
J6
PL9B
J7
PL12A
J8
PL17B
K4
PL17A/ PCLKT9_2
K5
PL16B
K6
PL16A/ PCLKT9_1
K7
PL12B
K8
R28
100K
J28
PMOD 2x6
DNI
8
2
4
6
7
5
3
1
10
9
12
11
CY-HyperRAM-S27KS0641DPBHI020
U9
RFU1
A2
CS#
A3
RESET#
A4
RFU2
A5
CK#
B1
CK
B2
VSS
B3
VSSQ_1
C1
VSSQ_2
E5
VCC
B4
RFU3
B5
RFU4
C2
RWDS
C3
DQ2
C4
RFU5
C5
VCCQ_2
D1
DQ1
D2
DQ0
D3
DQ3
D4
DQ4
D5
DQ7
E1
DQ6
E2
DQ5
E3
VCCQ_1
E4
R169
0
R151
4.7k
FB9
MPZ1005S121CT000
R154
4.7k
R152
4.7k
R80
1K
FB7
MPZ1005S121CT000
R82
1K
R161
0
DNI
POT1
3314G-1-103E
1
3
2
JP18
VCORE
1
2
CY-HyperRAM-S27KS0641DPBHI020
U6
RFU1
A2
CS#
A3
RESET#
A4
RFU2
A5
CK#
B1
CK
B2
VSS
B3
VSSQ_1
C1
VSSQ_2
E5
VCC
B4
RFU3
B5
RFU4
C2
RWDS
C3
DQ2
C4
RFU5
C5
VCCQ_2
D1
DQ1
D2
DQ0
D3
DQ3
D4
DQ4
D5
DQ7
E1
DQ6
E2
DQ5
E3
VCCQ_1
E4
MachXO5-NX
U3L
NC_PT01
A10
NC_PT11
A19
NC_PT02
B10
NC_PT05
B18
NC_PT12
B19
NC_PT03
C10
NC_PT06
C18
NC_PT13
C19
NC_PT04
D10
NC_PT14
D18
NC_PT07
E10
NC_PT08
F10
NC_PT09
G10
NC_PT10
H10
NC_PR43
V16
NC_PR42
V17
NC_PR41
V18
NC_PL71
W5
NC_PL72
W6
NC_PR46
W18
NC_PR45
W19
NC_PR44
W20
NC_PL73
Y2
NC_PL74
Y3
NC_PL75
Y4
NC_PL76
Y5
NC_PL77
Y6
R228
0
DNI
C62
100nF
C58
10uF
C61
10uF
C60
0.1uF
MachXO5-NX
U3K
VCCADC18
W16
VSSADC
W17
ADC_REFP0
W15
ADC_REFP1
Y15
ADC_DP0
Y16
ADC_DP1
Y18
ADC_DN0
Y17
ADC_DN1
Y19
C126
100nF
R229
0
DNI
C59
0.1uF
R160
0
R72
0
27MHZ
X4
GND
2
VDD
4
STDBY#
1
OUT
3
FB8
MPZ1005S121CT000
R168
0
R112
0.01 ohm
Summary of Contents for MachXO5-NX Development Kit
Page 63: ......
Page 64: ...www latticesemi com...
