Lattice Semiconductor MachXO5-NX Development Kit User Manual Download

Page: 41 / 64

MachXO5-NX Development Board

Evaluation Board User Guide

www.latticesemi.com/legal

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-EB-02052-0.90

Figure A.4. USB to Soft JTAG I/F (BANK1)

FOR FUTURE RS232 FUNCTION

7-SEGMENT DISPLAY

DP
G
F
E
D
C
B

Character Signal Map

5
10
9
1
2
4
6
7

A18
A17
A16
A15
F11
E15
G11
F14

U3 ball D20 pin Segment

UDM

UDP

UDM

UADBUS3

UFT_VPLL

UFT_OSCI

UFT_EECS
UFT_EECLK
UFT_EEDATA

UFT_RSTb

UBDBUS0
UBDBUS1

UADBUS0

UFT_VPHY

UTDI

UTMS

UTDO

UTCK

UADBUS1

UFT_OSCO

UBDBUS2

UBDBUS6

UBDBUS5

UBDBUS4

UBDBUS3

UADBUS2

UFT_REF

UBDBUS7

UFT_RSTb

USHLD

UD-

UBUS

UDP

UDM

UD+

RS232_Tx_TTL

RS232_Rx_TTL

DSRn

DTRn

CTSn

RTSn

DCDn
RI

U12MHZ

SEG_E

SEG_D

SEG_C

SEG_B

SEG_A

SEG_DP

SEG_G

SEG_F

PMOD1_1

PMOD1_2

PMOD1_3

PMOD1_4

PMOD1_5

PMOD1_6

PMOD1_7

PMOD1_8

PMOD1_3
PMOD1_8

DSRn

DTRn

RS232_Tx_TTL

CTSn

RTSn

DCDn

RS232_Rx_TTL

SEG_E

SEG_G
SEG_DP

SEG_F

XLED7

XLED5
XLED4

U12MHZ

SEG_C
SEG_D
SEG_A
SEG_B

UTDI
UTDO
UTMS
UTCK

XLED6

PMOD1_4

PMOD1_2

PMOD1_7

PMOD1_1

PMOD1_6

PMOD1_5

VBUS_U5V

VCC1_8UFT

+3.3V

VCCIO1

+3.3V

VCCIO1

+3.3V

VBUS_U5V

XLED7 [8]
XLED6 [8]
XLED5 [8]
XLED4 [8]

Date:

Size

Schematic Rev

o f

Sheet

Title

Lattice Semiconductor Applications

Email: [email protected]

Phone (503) 268-8001 -or- (800) LATTICE

Board Rev

Project

1.0

MachXO5-NX Development Board

Thursday, January 13, 2022

USB to Soft JTAG I/F (BANK1)

Date:

Size

Schematic Rev

o f

Sheet

Title

Lattice Semiconductor Applications

Email: [email protected]

Phone (503) 268-8001 -or- (800) LATTICE

Board Rev

Project

1.0

MachXO5-NX Development Board

Thursday, January 13, 2022

USB to Soft JTAG I/F (BANK1)

Date:

Size

Schematic Rev

o f

Sheet

Title

Lattice Semiconductor Applications

Email: [email protected]

Phone (503) 268-8001 -or- (800) LATTICE

Board Rev

Project

1.0

MachXO5-NX Development Board

Thursday, January 13, 2022

USB to Soft JTAG I/F (BANK1)

C140

100nF

D20

7-SEGMENT

R22

JP8

UFT_DIS

D12

ESDR0502N-UDFN6

GND

NC2

NC3

D-

VBUS

D+

C129
4.7uF

R18

MachXO5-NX

U3B

VCCIO1

C12

VCCIO1

C14

VCCIO1

C17

PT32A

A11

OSC_BURST/PT36A

A12

PT39A

A13

PCLKT1_0/PT52A

A14

PT55A

A15

PT55B

A16

PT62A

A17

PT62B

A18

PT32B

B11

PT36B

B12

PT39B

B13

PT52B

B14

PT56A

B15

PT60A

B16

PT60B

B17

PT33A

C11

PT41A

C13

PT56B

C15

PT58A

C16

PT33B

D11

PT41B

D13

PT57A

D15

PT58B

D16

PT34A

E11

PCLKT1_1/PT53A

E14

PT57B

E15

PT34B

F11

PT53B

F14

OSC_HI/PT35A

G11

PT37A

G12

MCSNO/MSDO/PT51B

G13

PT35B

H11

PT37B

H12

R81

12K

600ohm 500mA

R122

10K

R20

R83

12K

R142

4.7k

R223

R183

R90

C123

100nF

R69

100K

R70

R185

R91

600ohm 500mA

JP10

U12MHZ

R71

J19

USB_MINI_B

VCC

D-

D+

GND

CASE

MH1

MH2

R184

R95

C132

100nF

R123

10K

C128

100nF

FTDI High-Speed USB

FT2232H

FT2232HL

U18

VREGIN

VREGOUT

REF

RESET#

EECS

EECLK

EEDATA

OSCI

OSCO

TEST

ADBUS0

ADBUS1

ADBUS2

ADBUS3

PWREN#

SUSPEND#

ADBUS4

ADBUS5

ADBUS6

ADBUS7

ACBUS0

ACBUS1

ACBUS2

ACBUS3

ACBUS4

ACBUS5

ACBUS6

ACBUS7

BDBUS0

BDBUS1

BDBUS2

BDBUS3

BDBUS4

BDBUS5

BDBUS6

BDBUS7

BCBUS0

BCBUS1

BCBUS2

BCBUS3

BCBUS4

BCBUS5

BCBUS6

BCBUS7

R15

R121

10K

R186

R93

C135

100nF

R157

2.2K

C47

0.1uF

C139
18pF

C127
100nF

R141

4.7k

R21

C137

10uF

C85

100nF

R187

C133

100nF

600ohm 500mA

J16

PMOD 2x6

C46

0.1uF

C138

18pF

C136

100nF

R188

R16

C131

100nF

C130
4.7uF

93LC56C-I/SN

U19

CLK

VSS

ORG

VCC

C48

0.1uF

R189

R14

7M-12.000MAAJ

C81

100nF

R97

2.2K

R143

4.7k

R190

C134

100nF

J18

Header 1x8

DNI

C45

10uF

R17

Summary of Contents for MachXO5-NX Development Kit

Page 1: ...MachXO5 NX Development Board Preliminary Evaluation Board User Guide FPGA EB 02052 0 90 May 2022...

Page 2: ...ded AS IS with all faults and associated risk the responsibility entirely of the Buyer Buyer shall not rely on any data and performance specifications or parameters provided herein Products sold by La...

Page 3: ...5 4 2 Soft UART User Interface 15 5 MachXO5 25 Clock Sources 17 6 SGMII Ethernet Connections 18 7 HyperRAM 20 8 Headers and Test Connections 21 8 1 Versa Headers 21 8 2 Arduino Board GPIO Headers 23 8...

Page 4: ...face 13 Figure 3 4 JTAG Test Header 13 Figure 3 5 I2 C Programming Mode 14 Figure 4 1 JTAG UART User Interfacing 15 Figure 5 1 Onboard Clock Resources 17 Figure 8 1 MIPI Camera Sensor Interface 28 Fig...

Page 5: ...ock Options 17 Table 6 1 SGMII Ethernet PHY Connections 18 Table 7 1 HyperRAM Pin Mapping 20 Table 8 1 Versa J8 Header Pin Connections 21 Table 8 2 Versa J9 Header Pin Connections 22 Table 8 3 Arduino...

Page 6: ...marks of their respective holders The specifications and information herein are subject to change without notice 6 FPGA EB 02052 0 90 Acronyms in This Document A list of acronyms used in this document...

Page 7: ...the following MachXO5 NX Development Board pre loaded with the demo design 12 V AC DC Power adapter Mini USB cable Quick Start Guide The contents of this user guide include top level functional descri...

Page 8: ...Check Appendix D for the board revision information HyperRAM upto 166MHz x16 bits Versa Headers bridge with Lattice ASC Demo Board to support L ASC10 General Purpose Input Output GPIO interface with P...

Page 9: ...lopment Board features the MachXO5 25 in a 400 ball caBGA package This device offers a variety of features and programmability that enhances Secure Control PLD functionality with Multiple Boot capabil...

Page 10: ...3V 3 3V VCCIO8 U3 J23 3 3V 3 3V VCCIO7 U3 J22 3 3V 1 8V VCCIO4 U3 J29 1 2V 2 5V VCCIO6 U3 J21 1 2V 1 8V VCCIO5 U3 J20 1 8V 1 2V 5V VCCIO9 U3 1 8V VCCAUX VCCAUXA VCCAUX H VCCADC U3 1 8V FX12 Headers U4...

Page 11: ...0 and VCCIO2 share the same three positions jumper J25 and short its Pin 1 and Pin 2 can bring the 3 3 V LDO output to both I O bank 0 and bank 2 For power consumption evaluation this board facilitate...

Page 12: ...PC ensuring FTDI reset control jumper JP9 is not populated as default The software select option FTUSB 0 is dedicate for hard JTAG and FTUSB 1 is dedicate for hard I2 C which is mapping with port A a...

Page 13: ...cifications and information herein are subject to change without notice FPGA EB 02052 0 90 13 output tri state mode avoiding multi drivers on those shared signals The JTAG connections between J1 and M...

Page 14: ...B function on Config FTDI Port B and you can select the port FTUSB 1 on the programmer interface for the accessing from Config FTDI Port B to the MachXO5 25 dedicated I2 C download port Figure 3 2 tha...

Page 15: ...JTAG and FTUSB 1 is targeted for UART that is mapped with port A and port B from hardware perspective Mini USB J19 USB FT2232H U18 Port A Port B MachXO5 NX U3 rst JP8 GND RS232_RX_TTL UTDI UTCK UTMS...

Page 16: ...or product names are trademarks or registered trademarks of their respective holders The specifications and information herein are subject to change without notice 16 FPGA EB 02052 0 90 Table 4 2 Soft...

Page 17: ...XPCON_OSC J11 J19 USB USB Clock Generator SMA Figure 5 1 Onboard Clock Resources You need take care that only 27 MHz and 125 MHz clocks are active in default after board power up Both 12 MHz clocks fr...

Page 18: ...1 TD_M_D SGMII_MD3_P To RJ45 12 RBIAS Pull down to GND 13 VDDA1P8 SGMII_PHY_D1V8 1 8 V Power 14 XO SGMII_XO 25 MHz Crystal Output 15 XI SGMII_XI 25 MHz Crystal Input 16 MDC SGMII_MDIO_CLK U1 Optional...

Page 19: ...demarks of their respective holders The specifications and information herein are subject to change without notice FPGA EB 02052 0 90 19 U7 Pin Number U7 Signal Name Net Name MachXO5 25 Ball Location...

Page 20: ...ard Table 7 1 HyperRAM Pin Mapping Cypress HyperRAM in 24 Ball FBGA Connection for HyperRAM0 U6 Connection for HyperRAM1 U9 Symbol Name Ball Location Net Name MachXO5 25 Ball Location Net Name MachXO5...

Page 21: ...ions 8 1 Versa Headers The board provides two headers J8 and J9 for expansion purpose Table 8 1 Versa J8 Header Pin Connections J8 Pin Number Net Name MachXO5 25 Ball Location 1 GND 2 NC 3 EXPCON_2V5...

Page 22: ...ons J9 Pin Number Net Name MachXO5 25 Ball Location 1 HPE_RESOUT F5 2 GND 3 EXPCON_IO0 D3 4 EXPCON_IO1 E4 5 EXPCON_IO2 C3 6 EXPCON_IO3 C2 7 EXPCON_IO4 A4 8 EXPCON_IO5 E5 9 EXPCON_IO6 F6 10 EXPCON_IO7...

Page 23: ...AR_AREF AREF PA03 L19 AR_AREF connection to AREF through R43 9 AR_SDA D20 PA22 SDA N18 Defaults to SDA function on Arduino ZERO Board It is optionally connected to SDA0 through R44 DNI 10 AR_SCL D21...

Page 24: ...AR_AD3 D17 ADC3 PA04 M14 Defaults to ADC3 on Arduino ZERO Board 5 AR_AD4 D18 ADC4 PA05 M17 Defaults to ADC4 on Arduino ZERO Board 6 AR_AD5 D19 ADC5 PB02 M18 Defaults to ADC5 on Arduino ZERO Board 8 3...

Page 25: ...N V10 38 PWR_5 0V 39 SDA1 R4 40 SCL1 R5 Notes Signal is optionally connected to power source through resistor DNI 12 V power needs external supply from pin 8 of J4 Table 8 8 FX12 U5 Header Pin Connect...

Page 26: ...ough USB It allows you to interface a Windows Linux or Mac OS X PC through USB to a downstream embedded system environment and transfer serial messages using the I2 C and SPI protocols The MachXO5 NX...

Page 27: ...4 RASP_IO08 P2 25 GND 26 RASP_IO07 P1 27 RASP_ID_SD K2 28 RASP_ID_SC K1 29 RASP_IO05 N3 30 GND 31 RASP_IO06 N4 32 RASP_IO12 P3 33 RASP_IO13 P4 34 GND 35 RASP_IO19 P5 36 RASP_IO16 M5 37 RASP_IO26 P6 38...

Page 28: ...lopment Board support MIPI Camera sensor input with soft D PHY Figure 8 1 shows the block diagram of the MIPI Camera Sensor interface on the board The data path interface between the camera sensor mod...

Page 29: ...13 10 GND 11 DPHY0_DN0 T13 12 DPHY0_DP0 U13 13 GND 14 DPHY0_DN2 U14 15 DPHY0_DP2 V13 16 GND 17 GND 18 VDD2V8 19 NC 20 DPHY0_CLK K7 21 DPHY0_FSYNC K6 22 DPHY0_SDA H5 23 DPHY0_SCL H6 24 DPHY0_RST H7 25...

Page 30: ...12 header I2 C control At this time JP12 and JP13 should be removed and R224 R225 or R226 R227 should be added to leverage the 1 8 V pull up for I O Bank 7 Table 8 14 I2 C Connections Extend header Ma...

Page 31: ...8 5 To increase the voltage to ADCP1 rotate the POT counter clockwise Decreasing Wiper Voltage Wiper CW CCW Clockwise 1 2 3 Figure 8 5 Trimmer Wiper Description Optionally both ADC pairs are also rout...

Page 32: ...ll other brand or product names are trademarks or registered trademarks of their respective holders The specifications and information herein are subject to change without notice 32 FPGA EB 02052 0 90...

Page 33: ...re connected to the four switches of SW1 as shown in the circuit design in Figure 9 1 The CTS side actuated DIP switches are connected to logic level 0 when in the ON position as shown in Figure 9 2 F...

Page 34: ...o connect with EXPCON_IO20 which is connect to MANDATORY_RESET signal when mated with Lattice ASC Bridge Board Refer to ASC Bridge Board Evaluation Board User Guide FPGA EB 02025 for detailed informat...

Page 35: ...com legal All other brand or product names are trademarks or registered trademarks of their respective holders The specifications and information herein are subject to change without notice FPGA EB 02...

Page 36: ...MachXO5 NX Development Board Radiant 3 11 or later version Radiant Programmer 3 11 or later version 11 Storage and Handling Static electricity can shorten the life span of electronic components Observ...

Page 37: ...disclaimers are as listed at www latticesemi com legal All other brand or product names are trademarks or registered trademarks of their respective holders The specifications and information herein ar...

Page 38: ...6 Arduino Aardvark Headers BANK3 4 07 High Speed Headers BANK5 6 08 Raspberry Pi and LEDs BANK7 8 09 HyperRAM and ADC BANK9 10 POWER RAILS 11 POWER REGULATORS Date Size Schematic Rev o f Sheet Title L...

Page 39: ...IOs 1 8V 3 3V 24 IOs 1 2V 1 8V 24 IOs 1 2V 1 8V MIPI I F Control Pg7 Pg8 LEDs VCCIO0 2 U3 100mA 3 3V Prototype Area Pg6 50mA 1 8V 100mA 2 5V VCCIO3 U3 100mA 1 8V VCCIO7 U3 100mA 3 3V 100mA 3 3V 100mA...

Page 40: ...tor Applications Email techsupport Latticesemi com Phone 503 268 8001 or 800 LATTICE Board Rev Project 1 0 MachXO5 NX Development Board B 3 11 Thursday January 13 2022 A USB to Hard JTAG I F D9 Red C9...

Page 41: ...Applications Email techsupport Latticesemi com Phone 503 268 8001 or 800 LATTICE Board Rev Project 1 0 MachXO5 NX Development Board B 4 10 Thursday January 13 2022 A USB to Soft JTAG I F BANK1 C140 10...

Page 42: ...FTDI_SCL 3 FTDI_SDA 3 SCL0 3 6 8 9 SDA0 3 6 8 9 Date Size Schematic Rev o f Sheet Title Lattice Semiconductor Applications Email techsupport Latticesemi com Phone 503 268 8001 or 800 LATTICE Board Rev...

Page 43: ...com Phone 503 268 8001 or 800 LATTICE Board Rev Project 1 0 MachXO5 NX Development Board B 6 11 Thursday January 13 2022 A Arduino Aardvark Headers BANK3 4 Date Size Schematic Rev o f Sheet Title Lat...

Page 44: ...Project 1 0 MachXO5 NX Development Board C 7 11 Thursday January 13 2022 A High Speed Heads BANK5 6 D13 Red R38 2 2K DNI C146 100nF C181 1uF R56 100 DNI C175 1uF C158 1uF R54 100 DNI R49 100 DNI C18 1...

Page 45: ...R1 9 MDIR0 9 MEN0 9 MEN1 9 Date Size Schematic Rev o f Sheet Title Lattice Semiconductor Applications Email techsupport Latticesemi com Phone 503 268 8001 or 800 LATTICE Board Rev Project 1 0 MachXO5...

Page 46: ...oard Rev Project 1 0 MachXO5 NX Development Board B 9 11 Thursday January 13 2022 A HyperRAM and ADC BANK9 Date Size Schematic Rev o f Sheet Title Lattice Semiconductor Applications Email techsupport...

Page 47: ...ct 1 0 MachXO5 NX Development Board B 10 11 Thursday January 13 2022 A POWER RAILS Date Size Schematic Rev o f Sheet Title Lattice Semiconductor Applications Email techsupport Latticesemi com Phone 50...

Page 48: ...13 2022 A POWER REGULATORS Date Size Schematic Rev o f Sheet Title Lattice Semiconductor Applications Email techsupport Latticesemi com Phone 503 268 8001 or 800 LATTICE Board Rev Project 1 0 MachXO5...

Page 49: ...C130 4 4 7uF C0603 885012106005 Wurth CAP CER 4 7UF 6 3V X5R 0603 3 C2 C4 C6 C7 C10 C11 C12 C13 C14 C17 C20 C21 C22 C23 C24 C25 C26 C27 C29 C30 C34 C62 C81 C85 C86 C87 C90 C92 C94 C96 C98 C99 C100 C1...

Page 50: ...17 C118 C158 C159 C160 C161 C167 C168 C173 C175 C179 C181 C185 13 1uF C0603 CL10A105KO8 NNNC Samsung CAP CER 1UF 16V X5R 0603 13 C119 C120 2 3 3nF C0201 GRM033R71A3 32JA01D Murata CAP CER 3300PF 10V X...

Page 51: ...HEADER VERT 6POS 2 54MM DNI 26 J6 1 Receptac le 20X2 HDR254 2X20_soc ket PPTC202LFBN RC Sullins CONN HEADER FEM 40POS 1 DL TIN DNI 27 J7 1 HEADER 5X2 HDR254 2X5_SHR OUDED 30310 6002HB 3M CONN HEADER 1...

Page 52: ...T 1R5M SPM6530 T 2R2M SPM6530T 1R5M100 TDK FIXED IND 1 5UH 11A 10 67MOHM SM 41 L10 1 SPM653 0T 3R3M SPM6530 T 2R2M SPM6530T 3R3M HZ TDK FIXED IND 3 3UH 6 8A 29 7MOHM SM 42 POT1 1 3314G 1 103E sot23 33...

Page 53: ...R51 R52 R53 R54 R55 R56 R57 R58 R59 R60 R61 R62 R63 R64 16 100 R0201 DNI 55 R65 R66 2 2 49K R0603 RT0603DRE072 K49L yageo RES SMD 2 49KOHM 0 5 1 10W 0603 56 R70 R71 R72 R109 R11 0 R144 R162 R163 R17...

Page 54: ...TP17 TP18 TP19 TP20 TP21 20 T POINT R TP DNI 70 U1 U18 2 FT2232H L tqfp64_0p 5_12p2x1 2p2_h1p6 FT2232HL TRAY FTDI IC USB HS DUAL UART FIFO 64 LQFP 71 U2 U19 2 93LC56C I SN so8_50_2 44 93LC56C I SN Mic...

Page 55: ...Description Assembly 81 U15 1 RP115H1 81D SOT 89 5 SOT89 5 RP115H181D T1 FE RICOH IC REG LINEAR 1 8V 1A SOT89 5 82 U16 1 RP115H1 21D SOT 89 5 SOT89 5 RP115H121D T1 FE RICOH IC REG LINEAR 1 2V 1A SOT8...

Page 56: ...itch Connections ldc_set_location site T1 get_ports DIPSW 0 ldc_set_location site T2 get_ports DIPSW 1 ldc_set_location site T3 get_ports DIPSW 2 ldc_set_location site T4 get_ports DIPSW 3 Push Button...

Page 57: ...G7 get_ports PMOD0_1 ldc_set_location site G9 get_ports PMOD0_2 ldc_set_location site G8 get_ports PMOD0_3 ldc_set_location site H8 get_ports PMOD0_4 ldc_set_location site F7 get_ports PMOD0_5 ldc_set...

Page 58: ..._set_location site L4 get_ports RASP_IO27 ldc_set_location site K1 get_ports RASP_ID_SC ldc_set_location site K2 get_ports RASP_ID_SD VERSA HEADER Connections ldc_set_location site D3 get_ports EXPCON...

Page 59: ...N_CLKOUT ldc_set_location site F5 get_ports HPE_RESOUT ldc_set_location site D8 get_ports HPE_CARDSEL Aardvark Header Connections ldc_set_location site M19 get_ports AK_SCL ldc_set_location site M20 g...

Page 60: ...s The specifications and information herein are subject to change without notice 60 FPGA EB 02052 0 90 Appendix D MachXO5 NX Development Board Revision Information MachXO5 NX Development Board Working...

Page 61: ...tticesemi com legal All other brand or product names are trademarks or registered trademarks of their respective holders The specifications and information herein are subject to change without notice...

Page 62: ...tents and disclaimers are as listed at www latticesemi com legal All other brand or product names are trademarks or registered trademarks of their respective holders The specifications and information...

Page 63: ......

Page 64: ...www latticesemi com...

Search results

Summary of Contents for MachXO5-NX Development Kit

Reviews:

Related manuals for MachXO5-NX Development Kit

Brands by name

Popular brands

Lattice Semiconductor MachXO5-NX Development Kit, User Manual

Search results

Summary of Contents for MachXO5-NX Development Kit

Reviews:

Related manuals for MachXO5-NX Development Kit

Brands by name

Popular brands