Lattice Semiconductor LIFCL-40-EVN, User Manual

Page: 23 / 59

CrossLink-NX Evaluation Board
User Guide
© 2019-2021 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-EB-02028-1.4 23
8. Headers/Connectors and LIFCL-40 Device Ball Mapping
This section describes the CrossLink-NX Evaluation Board headers/connectors and ball mapping.
8.1. FMC LPC Connector
Table 8.1. FMC LPC Header Pin Connections
U9 Pin Name Signal Name LIFCL-40 Ball U9 Pin Name Signal Name LIFCL-40 Ball
C1 GND — D1 PS_POR_B —
C2 TXDP_FMC — D2 GND —
C3 TXDN_FMC — D3 GND —
C4 GND — D4 REFCLKP_FMC —
C5 GND — D5 REFCLKN_FMC —
C6 RXDP_FMC — D6 GND —
C7 RXDN_FMC — D7 GND —
C8 GND — D8 FMC_LA01_CC_P W13
C9 GND — D9 FMC_LA01_CC_N V12
C10 FMC_LA06_P W9 D10 GND —
C11 FMC_LA06_N Y9 D11 FMC_LA05_P R5
C12 GND — D12 FMC_LA05_N R6
C13 GND — D13 GND —
C14 FMC_LA10_P W10 D14 FMC_LA09_P V6
C15 FMC_LA10_N Y10 D15 FMC_LA09_N U7
C16 GND — D16 GND —
C17 GND — D17 FMC_LA13_P R9
C18 FMC_LA14_P W11 D18 FMC_LA13_N P9
C19 FMC_LA14_N Y11 D19 GND —
C20 GND — D20 FMC_LA17_P U10
C21 GND — D21 FMC_LA17_N V10
C22 FMC_LA18_CC_P R8 D22 GND —
C23 FMC_LA18_CC_N T8 D23 FMC_LA23_P P11
C24 GND — D24 FMC_LA23_N R11
C25 GND — D25 GND —
C26 FMC_LA27_P Y13 D26 FMC_LA26_P T13
C27 FMC_LA27_N Y14 D27 FMC_LA26_N T14
C28 GND — D28 GND —
C29 GND — D29 FMC_TCK —
C30 FMC_SCL — D30 FMC_TDI —
C31 FMC_SDA — D31 FMC_TDO —
C32 GND — D32 V3P3 —
C33 GND — D33 FMC_TMS —
C34 GND — D34 NO Connect —
C35 12V — D35 GND —
C36 GND — D36 V3P3 —
C37 12V — D37 GND —
C38 GND — D38 V3P3 —
C39 V3P3 — D39 GND —
C40 GND — D40 V3P3 —
G1 GND — H1 FMC_VREF T6 Y18