Lattice Semiconductor LIFCL-40-EVN, User Manual

Page: 21 / 59

CrossLink-NX Evaluation Board
User Guide
© 2019-2021 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-EB-02028-1.4 21
7. LEDs and Switches
This section describes the CrossLink-NX Evaluation Board LEDs and switches that can be used in demo and customer
designs.
7.1. DIP Switch
Eight CrossLink-NX pins are connected to the SW1 DIP switch to allow for manually actuated inputs to the FPGA. One
side of each switch is connected to GPIOs within the VCCIO2 bank and pulled up through 4.7 kΩ resistors. The other
side is grounded. The designated pins are connected as shown in
Table .
Table 7.1. Eight-Position DIP Switch Signals
Signal Name CrossLink-NX Ball CrossLink-NX Bank
SWITCH0 N14 2
SWITCH1 M14 2
SWITCH2 M16 2
SWITCH3 M15 2
SWITCH4 N15 2
SWITCH5 N16 2
SWITCH6 M17 2
SWITCH7 M18 2
7.2. General Purpose Push Buttons
The CrossLink-NX Evaluation Board provides three push button switches – SW2, SW3 and SW4 for demos and user
applications. Two of the buttons control pre-defined functional pins, and the third is generic. Pressing these buttons
drives a logic level “0” to the corresponding I/O pins.
Table 7.2. Push Button Switch Signals
Signal Name CrossLink-NX Ball Push Button Reference Logic Level at Button Pressed
GSRN G19 SW4 0
PROGRAMN E11 SW5 0
PUSHBUTTON0 G14 SW2 0
PUSHBUTTON1 G15 SW3 0
Information on PROGRAMN, refer to CrossLink-NX sysCONFIG Usage Guide (FPGA-TN-02099) . SW2 is intended to be
used as a global set/reset pin when active low, but can be substituted for another function if the user desires. SW2 and
SW3 can be used as a generic input.