Lattice Semiconductor LIFCL-40-EVN, User Manual

Page: 14 / 59

CrossLink-NX Evaluation Board
User Guide
© 2019-2021 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
14 FPGA-EB-02028-1.4
3. Power Scheme
The CrossLink-NX Evaluation Board has most of its power supplied by onboard regulators powered by an external 12 V
power. Refer to
Appendix A. CrossLink-NX Evaluation Board Schematics to see the details of these power supply
options. Figure 3.1 shows the high-level power supply architecture of the board. Table shows the voltage options
available for the various VCCIO supplies.
V1P8_DPHY VCCIO0
VCCIO5
VCCIO1
V1P8_VCCADC18
VCCIO4
V1P0_VCCSD0 V1P8_VCCPLLSD0
V1P8_LDO V1P0_LDO
V1P8
VCCIO3
ADC
V1P0_LDO
V3P3/V1P8
V3P3
V3P3
V3P3/
V1P8
V3P3
V1P8 V1P8
S erde s
V1P0_DPHY
VCCIO7
VCCIO6
VCCIO2
V1P8_LDO
V1P8_LDO V1P8_LDO VCC_CORE_V1P0
V1P8_VCCAUX VCC
+12.0 V
S
W
(
U
15
)
S
W
(
U
16
)
V1P0_LDO
V1P2
+1.0 V
VCC_CORE_1P0
+1.0 V
LD
O
(
U
14
)
LD
O
(
U
11
)
C
am
e
ra
(
CN
1
)
V1P8
+1.8 V
V2P8
+1.2 V
+2.8 V
LD
O
(U
12
)
V1P8_LDO
+1.8 V
LD
O
(
U
13
)
FTDI (U1)
Raspberry (JP5)
V5P0
+5.0 V
V3P3
+3.3 V
LIFCL-40
(U3)
V3P3
12 V
3.3 V
VADJ
F P GA Me z za ni ne
Card (F MC ) Low P in
Count (LP C)
(U9)
S W - 3 A ( U 1 0)
1 . 5 V / 1 . 8 V / 2 . 5 V / 3 . 3 V
Figure 3.1. Board Power Scheme
Table 3.1. CrossLink-NX VCCIO Supply Options
VCCIO Bank Selection V3P3 V1P8
VCCIO0 J44 Connector Default Selectable
VCCIO1 — Fixed N/A
VCCIO2 — Fixed N/A
VCCIO3 — N/A Fixed
VCCIO4 — N/A Fixed
VCCIO5 — N/A Fixed
VCCIO6 J42 Connector Default Selectable
VCCIO7 — Fixed N/A