Intergraph TD-x10 Setup, System Reference Manual

Page: 67 / 98

57
ISA Bus J33 Pinout
Signal Pin Signal Pin Signal Pin
Spare 1 SD+(2) 15 Ground 28
IRQ11 2 SD+(3) 16 SA+(4) 29
IRQ4 3 SD+(6) 17 SA+(5) 30
IRQ5 4 SD+(7) 18 SA+(8) 31
0WS- 5 SA+(19) 19 SA+(9) 32
Ground 6 SA+(20) 20 SA+(12) 33
MEMCS16- 7 SA+(23) 21 SA+(13) 34
Ground 8 SBHE- 22 SA+(16) 35
SPKR- 9 SA+(0) 23 AEN 36
Ground 10 Ground 24 IOW- 37
SD+(13) 11 SA+(2) 25 Ground 38
SD+(12) 12 Ground 26 LOBUFDIR 39
SD+(9) 13 ISA BCLK 27 HIBUFDIR 40
SD+(8) 14
Address Configuration
DMA Channels
The system board uses Direct Memory Address (DMA) channels to exchange data without accessing
the CPU. Some channels are assigned for specific use by the system, as defined below. Each DMA
channel appropriates full 32-bit processing. For an ISA bus, channels 0 through 3 are 8-bit and
channels 4 through 7 are 16-bit channels.
DMA Assignment DMA Assignment
0 Spare 4 Cascade input for 0-3
1 Vibra 16C Controller 5 Vibra 16C Controller
2 I/O Controller 6 Spare
3 Parallel Port 7 Spare
Input/Output Addresses
The following table lists a small subset of the reserved I/O addresses.
Address Device
0278 - 027F Parallel Port LPT2
02E8 - 02EF Serial Port COM4
02F8 - 02FF Serial Port COM2
0378 - 037F Parallel Port LPT1
03B0 - 03BF Monochrome Display/Printer Adapter
03C0 - 03CF Enhanced Graphics Adapter (EGA/VGA)
03D0 - 03DF Color/Graphics Monitor Adapter (CGA/MCGA)