
4.6 Clocks
Figure 5.
Clock Distribution
Si570
2.5 V
Si5332
1.8 V
IN2
Si53307
2.5 V
100 MHz
SFP_REFCLKp
LVDS @ 644.53125 MHz
USB_REFCLKp
LVDS @ 125 MHz
C10_REFCLK2p
LVCMOS @ 100 MHz
OUT1
CLKOUT
FPGA
BANK_1C
BANK_1D
CLKUSR
100 MHz
1.8 V
50 MHz
1.8 V
FMC_CLK
FMC
PCIe
REF
REFCLK_EMIF_P
LVDS @ 21.186 MHz
C10_REFCLK1p
LVDS @ 125 MHz
OUT4
OUT8
OUT7
The Intel Cyclone 10 GX FPGA local clocks are generated with Si570 + S
Si5332.
Si570 is a programmable oscillator. It is configurable with an I2C interface at address
7'b110_0110
. Si53307 is a clock buffer. With Si570 + Si53307, a high frequency
reference clock at frequency up to 725 MHz is available for Intel Cyclone 10 GX FPGA
Transceiver. Other clocks are generated with an programmable clock generator Si5332
at I2C address
7'b110_1010
.
Features of Si5332
•
Output frequency Range: 5 MHz to 312.5 MHz differential
•
Input frequency Range: 10 MHz to 250 MHz differential, 16 MHz to 30 MHz
external crystal
•
Embedded 50 MHz crystal option for 8 or 12 port devices
•
MultiSynth technology enables any frequency synthesis on any output up to 250
MHz
•
Highly configurable output path featuring a cross-point multiplexer
— Up to three independent fractional synthesis output paths
— Up to five independent integer dividers
— The Input Reference Clock
4 Development Board Components
UG-20105 | 2017.12.18
Intel
®
Cyclone
®
10 GX FPGA Development Kit User Guide
26