IEI Technology IOWA-MARK, User Manual

Page: 139 / 232

IOWA-MARK Half-size CPU Card
Page 119
BIOS Menu 5: Advanced Chipset Features
DRAM Timing by SPD [Enabled]
Use the DRAM Timing by SPD option to enable the system to use the SPD ( Serial
Presence Detect) EEPROM to configure the DRAM timing. The SPD EEPROM contains
all necessary DIMM specifications including speed of the individual components such as
CAS (column array strobe) and bank cycle time as well as valid settings for the module
and the manufacturer's code. The SPD enables the BIOS to read the spec sheet of the
DIMM on boot-up and then adjust the memory timing parameters accordingly.
Disabled DRAM timing parameters can be manually set using
the DRAM sub-items
Enabled (D
EFAULT
) DRAM timing parameter are set according to the
DRAM Serial Presence Detect (SPD)
If the Configure DRAM Timing by SPD option is disabled, the following configuration
options appear.