DR60
51
DR60-TM-EN-
2A
▪
Internal clock: sets the DR60 to work with no external source of sync. The internal
clock configuration is carried out through the web interface described in the
Monitoring Web Interface section.
5.5.3
Ethernet Network Synchronism Recommendations
In order to obtain the best synchronism performance in an Ethernet network, the
following configuration is recommended.
•
PTP Power Profile (IEEE C37.238);
o
Delay mechanism: Peer-to-Peer ( P2P)
▪
This means that ALL equipment (Switches, GPS clocks, DR60s, Relays, Bay
Controllers, and so on) must be PTP-aware.
o
Mapped as Ethernet ( Layer 2
–
L2) messages
▪
This means that ALL equipment (Switches, DR60s, Relays, Bay Controllers, and so
on) must be PTP-aware.
o
One-step (preferred) or Two-step operation
▪
Time is stamped preferentially at hardware.
•
Max number of hops: 16
•
Max error introduced by hop: 50ns
•
Max error in slave: 1us
•
Multicast filtering or VLAN segregation shall be configured in the managed switches,
otherwise the DR60 might present instable and undesirable behavior in its applications
and synchronism.
5.6
Recording
This configuration tab options to enables/disables the waveform, disturbance,
continuous disturbance and SOE recorder and their parameters.
The following configuration parameters are available:
Waveform recorder: Enables/disables the recorder.
▪
Pre trigger time: configures the recording time duration before the waveform
recorder trigger.
▪
Post trigger time: configures the recording time duration after threshold is
desensitized.
▪
Maximum time: configures the maximum time of the record.
▪
Disable for: disables temporarily the recorder if various triggers repeat within
a period of time.
▪
Sample rate: selects the sampling rate of the recorder (256 or 512 s/c).
▪
Retrigger: Enables and disables the retrigger. Refer to Records Chapter for
information on retrigger functioning.
Summary of Contents for DR60
Page 12: ...12 DR60 TM EN 2A ptpd internal BSD ...
Page 24: ......
Page 78: ......
Page 93: ...DR60 93 DR60 TM EN 2A Binary inputs and outputs of the B2 board 8 BO 6 BI ...
Page 106: ......