4.1 Control/Sense Commands
C141-C009
4-103
•
Verify errors recovered without delays (page 05, code 0000)
Table 4.61 Verify errors recovered without delays (page 05, code 0000)
Bit
Byte
7 6 5 4 3 2 1 0
4
5
(MSB)
X'0000' (Parameter code)
(Errors Recovered Without Delays)
(LSB)
6 DU
DS
TSD
ETC
TMC
LBIN
LP
0 0 0 0 0 0 0 0
7
X'04' (Parameter Length)
8 (MSB)
9
10
Counter Value
11 (LSB)
The Counter Value indicates the count of all recovered verify errors that would
not be reported to the initiator during verify operations, because no delay is
incurred.
•
Vefiry errors recovered with possible delays (page 05, code 0001)
Table 4.62 Vefiry errors recovered with possible delays (page 05, code 0001)
Bit
Byte
7 6 5 4 3 2 1 0
4
5
(MSB)
X'0001' (Parameter code)
(Errors Recovered With Possible Delays) (LSB)
DU DS TSD
ETC
TMC LBIN LP
6
0 0 0 0 0 0 0 0
7
X'04' (Parameter Length)
8 (MSB)
9
10
Counter Value
11 (LSB)
The Counter Value indicates the count of all recovered verify errors that would
not be reported to the initiator during verify operations, because possible delay is
incurred.
Summary of Contents for MAU3036RC SERIES
Page 4: ...This page is intentionally left blank ...
Page 128: ...This page is intentionally left blank ...
Page 136: ...This page is intentionally left blank ...
Page 360: ...This page is intentionally left blank ...
Page 370: ...This page is intentionally left blank ...
Page 372: ...This page is intentionally left blank ...
Page 384: ...This page is intentionally left blank ...
Page 386: ...This page is intentionally left blank ...
Page 388: ...This page is intentionally left blank ...
Page 390: ...This page is intentionally left blank ...
Page 391: ......
Page 392: ......