
208
3
English URL
www.agilent.com/find/products
N4903A
J-BERT Pattern Generator 7 Gb/s (N4903A-G07) and 12.5 Gb/s (N4903A-G13)
Pattern Generator
Fast and Accurate Characterization of Gigabit Devices
The J-BERT N4903A pattern generator options for data rates up to
7 Gb/s and 12.5 Gb/s provide a complete pattern generator
functionality in combination with jitter injection. Design and test
engineers can quickly and accurately stimulate serial high-speed
ports, such as Display Port, PCI Express, SATA, fully-buffered
DIMM, Fibre Channel, CEI, Gigabit Ethernet and XFP/XFI. The
J-BERT pattern generators can be used in combination with
oscilloscopes, built-in error detectors or other analyzers.
The J-BERT pattern generator provides digital data patterns
with all types of calibrated and integrated jitter for stressing the
device under test: random, periodic, sinusoidal, bounded-uncorre-
lated jitter, intersymbol interference and sinusoidal interference.
Accurate measurements are possible with the pattern genera-
tors excellent signal performance with the fastest transition times,
and low jitter.
The J-BERT N4903A pattern generator simplifies testing of the
latest serial bus interfaces. Complex training sequences required to
bring a device into loop back mode, can be setup easily with the pat-
tern sequencer. To match LVDS and other low voltage standards, all
clock, data inputs and outputs are differential and can handle small
amplitude swings. The J-BERT pattern generator offers differential
sub rate clock outputs with any ratio of clock and data signals with-
out extra equipment. Data and clock outputs support Spread
Spectrum Clocking (SSC), commonly used in computer bus
standards.
The J-BERT N4903A pattern generator can be upgraded to a
complete J-BERT with error detectors later when test needs change.
Specifications
Pattern Generator
Operation Range
Internal clock: 620 Mb/s to 12.5 Gb/s (option G13) or 7 Gb/s ( option G07)
External clock: 150 Mb/s to 12.5 Gb/s (option G13) or 7 Gb/s (option G07)
Data Output
1, differential or single-ended
NRZ
Output Amplitude
0.1 Vpp – 1.8 Vpp
Jitter
<9 ps pp
Transition Time
<25 ps (10% to 90% and ECL levels)
Crossing Point Adjustable
20% – 80%
Pattern
PRBS 2
n
–1, n = 7, 10, 11, 15, 23, 31
User-definable pattern: 32 Mbit
Generator pattern sequencer: 4 blocks
Delay Control Input
200 ps @ 1 GHz
Jitter Injection, Built-in and Calibrated
(option J10)
Random Jitter:
0 to 14 ps rms, up to 1 GHz
Periodic Jitter:
sinewave, rectangular modulation up to 20 MHz,
sinusoidal modulation up to 300 MHz
Sinusoidal Jitter:
multiple UIs up to 5 MHz
Bounded Uncorrelated Jitter:
up to 200 ps pp; according CEI
SSC Clocking
(option J11)
triangular modulation – 0.5 % @ 28 to 34 kHz on data and clock outputs
Interference Channel
(option J20)
ISI:
Intersymbol interference by switchable board traces
Sinusoidal Interference:
vertical eye closure, common and differential
mode
Accessories
N4910A
2.4 mm Matched Cable Pair
N4911A-002
One Adapter 3.5 mm (f) to 2.4 mm (m)
N4912A
One 50 Ohm Termination, 2.4 mm (m)
N4915A-001
One 47 ps Transition Time Converter
N4915A-002
Short Cable Kit for Connecting ISI Ports (included in -J20)
N4915A-003
Short Clock Cable (included in -J20)
N4916A
De-emphasis Signal Converter
Key Literature & Web Link
www.agilent.com/find/j-bert
Ordering Information
N4903A-G07
Pattern Generator 150 Mb/s to 7 Gb/s
N4903A-G13
Pattern Generator 150 Mb/s to 12.5 Gb/s
N4903A-J10
Jitter Sources: RJ, PJ, SJ, BUJ
N4903A-J11
SSC Generation
N4903A-J20
Interference Channel: ISI, Sinusoidal Interference
• Operating range 150 Mb/s to 7 Gb/s or to 12.5 Gb/s provides
enough margin for today’s and tomorrow’s serial interfaces
• Built-in, compliant and calibrated jitter injection with
>0.5 UI (option J10). All in one box: PJ, SJ, RJ, BUJ for stressed
eye testing of a receiver
• Interference channel plug-in with ISI and sinusoidal interference
for emulating channel and noise effects (option J20)
• Transition times <20 ps and jitter <9 ps pp for accurate
measurements
• Differential pattern and clock generation
• Sub-rate clock outputs with any ratio 1:n
• 32 Mbit pattern memory and pattern sequencer
• External delay control input for injection of any external jitter
• SSC clocking (option J11)
• Upgrade path to error detector and complete J-BERT
functionality
• Remote programmable via GPIB, LAN, and USB interfaces.
Compatible with existing command set Agilent 71612, 81630
series, N4900 series
• Bench use with intuitive touch-screen user interface based on
Windows
®
XP
• Applications: PCI Express, SATA, fully-buffered DIMM, Display
Port, Fibre Channel, CEI, 10 Gb Ethernet, XFP/XFI
Summary of Contents for All
Page 1: ......