12
Introduction
The watchdog output is connected to “reset”. When the system
hangs without software re-trigger, the system will be reset. The
watchdog register is cleared on power-up, enabling system
software to take appropriate action.
Ethernet Interfaces
The onboard Intel® 82546EB dual-port gigabit Ethernet controller
provides two Ethernet interfaces on cPCI-6810/6820. The
82546EB is implemented on 64-bit/66-MHz PCI bus. The
82546EB supports IEEE 802.3x compliant flow control and IEEE
802.3ab compliant 10/100/1000 Mbps auto-negotiation. The
Ethernet interfaces are connected to J3, which is compliant with
the PICMG 2.16 specification.
Each Ethernet interface is assigned with a unique Ethernet
Address of the form 003064XXXXXh where XXXXX is the unique
number assigned to a particular interface and 003064 is the
ADLINK Company ID. Each of the board’s Ethernet Address is
displayed on a label attached to the board. LED drive signals for
Ethernet link status, activity, and speed are routed to the front
panel.
Video (Only available on cPCI-6820)
The display interface features the 69000 PCI graphics accelerator,
an Asiliant Technologies (formerly Chips and Technologies)
product. The 2MB SDRAM is integrated in the 69000 as a display
memory and internally operates at 83MHz. The 69000 integrates
8-bit 135MHz RAMDAC and can support up to 640x480x24bpp,
800x600x24bpp, 1024x768x16bpp, and 1280x1024x8bpp display
modes. The CRT interconnections are available on both the front
panel of cPCI-6820 and rear I/O board.
IDE Interface
The fast IDE interface on cPCI-6810/6820 supports up to four IDE
devices including hard disk drives and CD ROMS. Each IDE
device can have independent timing. The IDE interface supports
PIO IDE transfers of up to 14MB/sec. and the Bus Master IDE up
to 100MB/sec. The CSB5’s IDE system contains two independent
Summary of Contents for cPCI-6810
Page 4: ......
Page 10: ...vi...
Page 15: ...Introduction 5 1 3 Functional Block Figure 1 1 cPCI 6810 6820 Block Diagram...
Page 34: ...24...
Page 66: ...56...