Introduction
7
Key features
X
Large 1kB total buffering supporting concurrent Primary and
Secondary operation as well as traffic isolation.
X
Multiple output clock pins and nine pairs of REQ/GNT
signals support up to nine bus masters directly on
secondary bus without external clock buffer and bus arbiter.
X
5V tolerant I/O buffer, EEPROM support for extra register
control, Vital Product Data (VPD), 16 general purpose I/O
interface, and proven PME
X
D3 wakeup power management – one of the many
functions available in a single HB6 bridge.
BIOS
The cPCI-6810/6820 adopts the Award BIOS with a 4Mb flash
ROM implemented to load the BIOS. A boot block device is used
to allow recovery of the BIOS in the event of a catastrophic failure
(power failure during BIOS update). The BIOS supports the
following features:
X
CPU/memory speed auto-detection
X
DMI BIOS Support: Desktop Management Interface (DMI)
allows users to download system hardware-level
information such as CPU type, CPU internal/external
frequencies, and memory size.
X
Green Function: APM/ACPI compliant Power management
via BIOS, activated through mouse/keyboard movement or
other wake-up events.
X
PCI Plug and Play support.
X
Intel pre-boot execution environment (PXE) support
X
PICMG2.1 CompactPCI hot-swap specification Rev. 1.0
support on CompactPCI I/O bus.
Summary of Contents for cPCI-6810
Page 4: ......
Page 10: ...vi...
Page 15: ...Introduction 5 1 3 Functional Block Figure 1 1 cPCI 6810 6820 Block Diagram...
Page 34: ...24...
Page 66: ...56...