background image

SERIES IP440 INDUSTRIAL I/O PACK                                32-CHANNEL ISOLATED DIGITAL INPUT MODULE
___________________________________________________________________________________________

- 7 -

Table 3.1B:  IP440 R/W Space Address (Hex) Memory Map

EVEN
Base
Addr+

MSB

D15      D08

LSB

D07                   D00

ODD
Base
Addr+

ENHANCED MODE, REGISTER BANK [1] DEFINITIONS:

00

Not Driven

1

READ - Port 0

Event Sense Status Reg.

(Port 0 Input points 0-7)

01

00

Not Driven

1

WRITE - Port 0

Event Sense Clear Reg
(Port 0 Input points 0-7)

01

02

Not Driven

1

READ - Port 1

Event Sense Status Reg.

(Port 1 Input points 8-15)

03

02

Not Driven

1

WRITE - Port 1

Event Sense Clear Reg

(Port 1 Input points 8-15)

03

04

Not Driven

1

READ - Port 2

Event Sense Status Reg.

(Port 2 Input points 16-23)

05

04

Not Driven

1

WRITE - Port 2

Event Sense Clear Reg

(Port 2 Input points 16-23)

05

06

Not Driven

1

READ - Port 3

Event Sense Status Reg.

(Port 3 Input points 24-31)

07

06

Not Driven

1

WRITE - Port 3

Event Sense Clear Reg

(Port 3 Input points 24-31)

07

08

Not Driven

1

READ - Port 4

NOT USED

09

08

Not Driven

1

WRITE - Port 4

NOT USED

09

0A

Not Driven

1

READ - Port 5

NOT USED

0B

0A

Not Driven

1

WRITE - Port 5

NOT USED

0B

0C

Not Driven

1

READ - Port 6

Event Status for Ports 0-3

and Interrupt Status Reg.

0D

0C

Not Driven

1

WRITE - Port 6

Event Polarity Control

Register for Port 0-3

0D

0E

Not Driven

1

READ - Port 7

Current Bank Status Reg.

0F

0E

Not Driven

1

WRITE - Port 7

Bank Select Register

0F

ENHANCED MODE, REGISTER BANK [2] DEFINITIONS:

00

Not Driven

1

READ/WRITE - Port 0

Debounce Control Register

(for Ports 0-3)

01

02

Not Driven

1

READ/WRITE - Port 1

Debounce Duration Reg. 0

(for Ports 0-3)

03

04

Not Driven

1

NOT USED

05

06

Not Driven

1

WRITE ONLY - Port 3

Debounce Clock Select

07

08

0C

Not Driven

1

Port 4,5,6

NOT USED

2

09

0D

0E

Not Driven

1

READ/WRITE - Port 7

Bank Status/Select

Register

0F

Table 3.1B:  IP440 R/W Space Address (Hex) Memory Map

EVEN
Base
Addr+

MSB

D15      D08

LSB

D07                   D00

ODD
Base
Addr+

INDEPENDENT FIXED FUNCTION REGISTERS:

10

1C

NOT USED

2

11

1D

1E

Not Driven

1

READ/WRITE

Interrupt Enable Register

(Bit 0=1 enables

INTREQ0)

& Software Reset

Generator (Bit 1=1

Generates Reset)

1F

20

2C

NOT USED

2

21

2D

2E

Not Driven

1

READ/WRITE

Interrupt Vector Register

2F

30

7E

NOT USED

2

31

7F

Notes (Table 3.1B):

1.   The upper 8 bits of these registers are not driven and pullups

on the carrier data bus will cause these bits to read high (1’s).

2.   The IP will not respond to addresses that are "Not Used".
3.   All Reads and Writes are 0 wait state.
4.   Writes to these registers are possible, but this model is

intended for input only and writes should not be done.  Writes
to these registers may be blocked via the Write Mask
Register of Port 7.

5.   The ASIC of this model is capable of a greater channel count,

but only 32 channels are used by this model, and as a result,
ports 4, 5, & 6 are not used.

REGISTER DEFINITIONS

STANDARD MODE REGISTERS

Port Registers
(Standard Mode, Ports 0-3, Read, Write Restricted)

Four registers are provided to monitor 32 possible input

points.  Data is read from one of four groups of eight input lines
(Ports 0-3), as designated by the address and read and write
signals.  Each port assigns the least significant data line (D0) to
the least significant input line of the port grouping (e.g. IN00 for
port 0 to D0).  A read of this register returns the status (ON/OFF)
of the input point.  Although the ASIC used by this model is
capable of output, the IP440 is intended for input only and writes
to these registers should be blocked.  Writing ‘1’ to this register
will cause the input to always read as 0, and changes in the input
will be ignored (until a 0 is written or a reset occurs).  A Mask
Register is used to disable writes to ports intended for input only.
That is, each port (group of 8 input lines) should be masked from
writes.

On power-up or reset, the ports are reset to 0, forcing the

outputs to be set high/OFF (outputs are not used by this model).

Artisan Scientific - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisan-scientific.com

Summary of Contents for IP440 Series

Page 1: ...ess underutilized and idle equipment along with credit for buybacks and trade ins Custom engineering so your equipment works exactly as you specify Critical and expedited services Leasing Rentals Demo...

Page 2: ...RATED 30765 South Wixom Road P O BOX 437 Wixom MI 48393 7037 U S A Tel 248 624 1541 Fax 248 624 9234 Copyright 1996 Acromag Inc Printed in the USA Data and specifications are subject to change without...

Page 3: ...his is especially important where economic property loss or human life is involved It is important that the user employ satisfactory overall system design It is agreed between the Buyer and Acromag th...

Page 4: ...your carrier board to ensure compatibility with the following interface products Cables Model 5025 551 X Shielded Cable or Model 5025 550 X Non Shielded Cable A Flat 50 pin cable with female connector...

Page 5: ...in the mating area Threaded metric M2 screws and spacers are supplied with the module to provide additional stability for harsh environments see Mechanical Assembly Drawing 4501 434 The field and logi...

Page 6: ...d to avoid incorrect assembly 3 0 PROGRAMMING INFORMATION ADDRESS MAPS This board is addressable in the Industrial Pack I O space to control the configuration and status monitoring of 32 digital input...

Page 7: ...IN24 IN31 07 08 Not Driven4 READ WRITE2 Port 4 NOT USED 09 0A Not Driven4 READ WRITE2 Port 5 NOT USED 0B 0C Not Driven4 READ WRITE2 Port 6 NOT USED 0D 0E Not Driven4 READ WRITE Port 7 WRITE MASK REGI...

Page 8: ...0 ODD Base Addr INDEPENDENT FIXED FUNCTION REGISTERS 10 1C NOT USED2 11 1D 1E Not Driven1 READ WRITE Interrupt Enable Register Bit 0 1 enables INTREQ0 Software Reset Generator Bit 1 1 Generates Reset...

Page 9: ...of this model Writing a 1 to bits 0 3 of the Mask Register will mask ports 0 3 respectively from inadvertent writes A read of this register will return the status of the mask in bits 0 3 Enhanced Mode...

Page 10: ...IN31 Bank Select Register Enhanced Mode Bank 1 Port 7 Write Only Bits 6 7 of this register are used to select monitor the bank of registers to be addressed In Enhanced Mode three banks banks 0 2 of e...

Page 11: ...t Cycles INTSEL to occur This bit is cleared following a system reset but not a software reset see below Writing a 1 to the bit 1 position of this register will cause a software reset to occur be sure...

Page 12: ...440 2 models and 38 60V IP440 3 models Inputs are non inverting and inputs left floating not recommended will register a low false 0 input indication In both the Standard and Enhanced operating modes...

Page 13: ...ting the interrupt have been cleared or return to normal and the event sense flip flop has been cleared by writing 0 to the corresponding bit position of the Event Sense Status Register or until the I...

Page 14: ...ity of data contention between the built in output circuitry and the devices driving these inputs Write 01H to the port 7 address to mask writes to port 0 11 Read 01H from the port 7 address to verify...

Page 15: ...cedures in Section 2 Preparation For Use have been followed Also refer to the documentation of your carrier board to verify that it is correctly configured Replacement of the module with one that is k...

Page 16: ...aximum Diode I R Series input current limiting resistors are 2 2K IP440 1 12K IP440 2 or 27K IP440 3 and installed on board Input Current Varies per model number and input signal voltage level For Mod...

Page 17: ...ensity ribbon cable connectors coming from the APC8600 carrier board Acromag cable Model 5029 900 to screw terminals for direct wired interfaces This panel facilitates the connection of up to 50 field...

Page 18: ...Artisan Scientific Quality Instrumentation Guaranteed 888 88 SOURCE www artisan scientific com...

Page 19: ...Artisan Scientific Quality Instrumentation Guaranteed 888 88 SOURCE www artisan scientific com...

Page 20: ...Artisan Scientific Quality Instrumentation Guaranteed 888 88 SOURCE www artisan scientific com...

Page 21: ...Artisan Scientific Quality Instrumentation Guaranteed 888 88 SOURCE www artisan scientific com...

Page 22: ...uipment Have surplus equipment taking up shelf space We ll give it a new home Learn more Visit us at artisantg com for more info on price quotes drivers technical specifications manuals and documentat...

Reviews: