Description of CEI-100/200 ARINC Interface
Programming the ARINC Channel Setup
CEI-100/CEI-200/CEI-
x20 User’s Manual
161
Programming the ARINC Channel Setup
An integrated control chip set which controls 2 receive channels controls
all ARINC channels and 1 transmit channel. Each chip set is programmed
with a separate control word that is formatted as follows:
Table 47. Control Word Format
Bit
Function
0
reserved
1
reserved
2
reserved
3
reserved
4
reserved
5
Internal Wrap-around enable (0 = enable, 1 = disable)
6
Receiver 1 SDI pre-filter (0=disable, 1= enable)
7
Receiver 1 SDI pre-filter mask LS bit
8
Receiver 1 SDI pre-filter mask MS bit
9
Receiver 2 SDI pre-filter (0=disable, 1=enable)
10
Receiver 2 SDI pre-filter mask LS bit
11
Receiver 2 SDI pre-filter mask MS bit
12
Transmit parity (0 = odd parity, 1 = even parity)
13
Transmit bit rate (0 = 100K Bps, 1 = 12.5K Bps)
14
Receiver bit rate (0 = 100K Bps, 1 = 12.5K Bps)
15
reserved
If SDI filtering is enabled on a channel, the received SDI must match that
channel’s two pre-filter mask bits. If internal self-test is enabled, the data
for a transmit channel is tied internally to both of its corresponding receive
channels. For example, on transmit channel 2, receive channel 3 gets the
transmitted data and receive channel 4 gets the inverted data.
The control words are located in the following dual-port memory offset
locations:
CEI-100 -
044Eh
CEI-200 -
04A2h
(chip set 1 - receivers 1,2 transmitter 1)
04A4h
(chip set 2 - receivers 3,4 transmitter 2)
04A6h
(chip set 3 - receivers 5,6 transmitter 3)
04A8h
(chip set 4 - receivers 7,8 transmitter 4)
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com