7.5.1.9 DATA3_LSB Register (Offset = 8h) [Reset = 00h]
DATA3_LSB Register Field Descriptions
Return to the
The lower 8 bits of the Button 3 data (Two's complement)
Table 7-11. DATA3_LSB Register Field Descriptions
Bit
Field
Type
Reset
Description
7-0
DATA3[7:0]
R
0h
The lower 8 bits of Channel 3 button data (Two's complement).
7.5.1.10 DATA3_MSB Register (Offset = 9h) [Reset = 00h]
DATA3_MSB is shown in
DATA3_MSB Register Field Descriptions
Return to the
The upper 4 bits of the Button 3 data (Two's complement)
Table 7-12. DATA3_MSB Register Field Descriptions
Bit
Field
Type
Reset
Description
7-4
RESERVED
R
0h
Reserved
3-0
DATA3[11:8]
R
0h
The upper 4 bits of Channel 3 button data (Two's complement).
7.5.1.11 RESET Register (Offset = Ah) [Reset = 00h]
RESET is shown in
RESET Register Field Descriptions
Return to the
Reset device and register configurations
Table 7-13. RESET Register Field Descriptions
Bit
Field
Type
Reset
Description
7-5
RESERVED
R/W
0h
Reserved
4
FULL_RESET
R/W
0h
Device Reset
0h = Normal operation
1h = Resets the device and register configurations. All registers will
be returned to default values. Normal operation will not resume until
STATUS:CHIP_READY = 1.
3-1
RESERVED
R/W
0h
Reserved
0
CONFIG_MODE
R/W
0h
Configuration Mode
Any device configuration changes should be made with this bit set to
1. After all configuration changes have been written, set this bit to 0
for normal operation.
0h = Normal operation
1h = Holds the device in configuration mode (no data conversion),
but maintains current register configurations.
7.5.1.12 EN Register (Offset = Ch) [Reset = 1Fh]
EN Register Field Descriptions
Return to the
Enable channels and low power modes
SNOSDD0 – DECEMBER 2021
20
Copyright © 2021 Texas Instruments Incorporated