Teknor Industrial Computers PCI-934, Техническое справочное руководство

Страница: 33 / 124

PCI-934 Technical Reference Manual
6-10
To select one base address, use the BIOS setup program – Chipset Feature Setup.
Register #1 (190h, 290h or 390h)
Bit Access Ref. Function
0 R/W ENWD Enable/Disable External Watchdog Circuit (1: En / 0: Dis)
1 R/W CWD Watchdog Control. To be toggled to activate the external WD circuit when
ENWD bit is high.
2 R/W ST1 Enable/Disable RTS Output for RS-485 (Serial Port 2)
3 R/W* RS232 Enable/Disable RS-232 Operation (Serial Port 2)
4 R/W* RS485 Enable/Disable RS-485 Operation (Serial Port 2)
5 R/W*
T
OUT_
A
CK
Acknowledge Temperature Alarm
6 R/W* ENSMI# Enable External SMI
7 R/W* DIS_LAN# Enable/Disable Ethernet Controller (1: En / 0: Dis)
* Do not change this bit since it is used by the BIOS
Register #2 (191h, 291h or 391h)
Bit Access Ref. Function
0 R PFO# Reads the External Power Fail Flag
1 R TOUT_ACK Status of Temperature Controller Alarm (1: temp. alarm / 0: normal)
2 R x Reserved
3 R x Reserved
4 R x Reserved
5 R WDO When high, indicates that the last system reset was caused by a watchdog
time out
6 R WDO1# When low, indicates that the first level watchdog timed out
7 R PBRES When high, indicates that the last system reset was caused by a push
button reset switch
Register #3 (192h, 292h or 392h)
Bit Access Ref. Function
0 R/W CLRHIS# Clears WDO and PBRES status bits (0: clear ; 1: normal)
1 R/W* EN_MPEG# Enable M-PEG decoder (1: Disable ; 0: Enable)
2 R/W* LOCK Reserved
3 R Reserved
4 R/W VP_OI_1 General purpose output for V-Port control
5 R/W VP_OI_2 General purpose input for V-Port control
6 R/W*
EN_IRQ_MPEG
Reserved
7 R/W EN_CAM# Controls V-Port buffer (0: external; 1: MPEG)
* Do not change this bit since it is used by the BIOS