UM0891
Running the demonstration
Doc ID 16982 Rev 1
Figure 10.
Navigating in the demonstration menus
2.5 Clock
sources
2.5.1 Clock
control
The STM32F100VB’s internal clocks are derived from the HSE clocked by the external
8 MHz crystal.
In this demonstration application, the different system clocks are configured as follows:
●
The system clock is set to 24 MHz. The PLL is used as the system clock source:
24 MHz.
●
The HCLK frequency is set to 24 MHz
●
The timer clock (TIMCLK) is set to 24 MHz
●
The PCLK1 is set to 24 MHz
●
The PCLK2 is set to 24 MHz
Only the RTC is clocked by a 32 kHz external oscillator.
illustrates the clock tree organization for this demonstration.
)TEM
)TEM
)TEM
)TEM
)TEM
)TEM
)TEM
)TEM
)TEM
)TEM
)TEM
)TEM
)TEM
)TEM
2IGHT
,EFT
2IGHT
,EFT
2IGHT
,EFT
2IGHT
,EFT
2IGHT
,EFT
2IGHT
,EFT
2IGHT
,EFT
2IGHT
,EFT
2IGHT
,EFT
,EFT
,EFT
,EFT
2IGHT
2IGHT
$O
WN
5P
$O
WN
5P
$O
WN
5P
$O
WN
5P
$O
WN
5P
$O
WN
5P
$O
WN
5P
$O
WN
5P
5P
5P
5P
5P
2IGHT
$OWN
$OWN
$OWN
$OWN
)TEM
)TEMN
2ETURN
)TEM
)TEM
)TEMN
2ETURN
3ELECT
3ELECT
3ELECT
AI