![Renesas IDT Tsi574 Скачать руководство пользователя страница 51](http://html1.mh-extra.com/html/renesas/idt-tsi574/idt-tsi574_user-manual_1440935051.webp)
2. Serial RapidIO Interface > Lookup Tables
51
Tsi574 User Manual
June 6, 2016
Integrated Device Technology
www.idt.com
If a LUT entry is unmapped for a particular port or the destination ID does not match any of the LUT
entry, packets are routed to the default output port, as defined by
“RapidIO Port x Route Config DestID
. The IMP_SPEC_ERR bit is set in the
“RapidIO Port x Error Detect CSR” on
. Note that if the default output port is unmapped, then the packet is discarded.
2.3.8
Lookup Table Entry States
A lookup table entry can be in one of the following states: mapped, unmapped, parity error, or
unprogrammed. A lookup table entry that routes packets to a port that exists within the Tsi574 is
mapped
. A lookup table entry that routes packets to a port that does not exist with the Tsi574
unmapped
.
After any reset, all lookup table entries are undefined (an unknown state). All lookup table entries must
be programmed to a known value after reset to achieve predictable operation. When a lookup table
entry’s parity is incorrect, the lookup table entry is in a parity error state.
shows the possible lookup table states.
Table 2: Lookup Table States
Lookup Table
Entry State
How to get into States
Action on Packet Arrival
Mapped
A lookup table entry that routes packets to a port
that exists within the Tsi574 is
mapped
.
Packet is routed to the specified output port
Unmapped port
value
A lookup table entry that routes packets to a port
that does not exist with the
Tsi574
is
unmapped
.
Default port is used for routing the packet
Note: The default port is defined in RIO Route LUT
Attributes CSR (see
Unmapped default
port value
A lookup table entry that routes packets to a port
that does not exist with the Tsi574 is
unmapped
.
• Packet Header recorded in error capture
registers
• Packet discarded
• IMP_SPEC_ERR bit is set in the RIO Port x Error
and Status CSR
• Port write can be generated (if enabled)
• Interrupt can be generated (if enabled)
Содержание IDT Tsi574
Страница 1: ...IDT Tsi574 Serial RapidIO Switch User Manual June 6 2016 Titl...
Страница 20: ...About this Document 20 Tsi574 User Manual June 6 2016 Integrated Device Technology www idt com...
Страница 34: ...1 Functional Overview JTAG Interface 34 Tsi574 User Manual June 6 2016 Integrated Device Technology www idt com...
Страница 100: ...4 Internal Switching Fabric Packet Queuing 100 Tsi574 User Manual June 6 2016 Integrated Device Technology www idt com...
Страница 224: ...11 Signals Pinlist and Ballmap 224 Tsi574 User Manual June 6 2016 Integrated Device Technology www idt com...
Страница 490: ...B Clocking P_CLK Programming 490 Tsi574 User Manual June 6 2016 Integrated Device Technology www idt com...
Страница 512: ...Index 512 Tsi574 User Manual June 6 2016 Integrated Device Technology www idt com...