Qirod QD100 Series, Руководство пользователя

Страница: 92 / 163

90
f748 =
   
15 14 1 0
15 * 2 14 * 2 ... 1* 2 0 * 2 Bit Bit Bit Bit
=
       
15 14 13 7 6 1 0
0 * 2 0 * 2 1* 2 ... 1* 2 1* 2 ... 1* 2 0 * 2
= 8192 + 128 +64 +2 = 8386
(3)Times square quick reference:
15
2 32768  ，
14
2 16384 
，
13
2 8192 
，
12
2 4096 
，
11
2 2048 
，
10
2 1024

，
9
2 512

，
8
2 256

，
7
2 128

，
6
2 64
 ，
5
2 32

，
4
2 16

，
3
2 8

， 2
2 4

， 1
2 2

， 0
2 1

NO. Parameter Name Setting Range Default
f749 Simple PLC operation mode selection 0~2 0
0: Stop after once running. After the completion of a single cycle of automatic stop,
inverter needs to be given run command again for starting
1: Keep the final value of operation after once running. After a single cycle, the inverter
automatically maintains the state of the last state the operation.
2: Cycling operation. After the completion of a single cycle, the inverter automatically
starts to carry on the next cycling.
NO. Parameter Name Setting Range Default
f750 Simple PLC restart mode selection 0~1 0
0: Run from the first segment. If it stops when operation (by stop command, failure or
power off), and then will restart running from the first segment.
1: Continue to run from the frequency when it interrupt. If it stops when operation (by
stop command, failure or power off), the inverter automatically records time of the
current stage, and then restart automatically to enter the stage, continued operation of
the remaining time in the definition frequency.
NO. Parameter Name Setting Range Default
f751 Simple PLC power down memory options 0~1 0
0: Power off memory
1: Power off no memory