Service Modes, Error Codes, and Fault Finding
5.
Figure 5-6 “Off” to “Semi Stand-by” flowchart (part 3)
I_17960_062c.ep
s
2
3
050
8
Yes
Semi-Standby
initialize tuner, Master IF and channel
decoder
Initialize video processing IC's:
- PNX5050 in /82
- scaler EPLD
Initialize source selection
initialize AutoTV by triggering CHS AutoTV Init interface
Blink Code as
error code
SP
Do not enter semi-standby state in case of an LPL
scanning backlight LCD set before 4s preheating timer has
elapsed.
Initialize Ambilight with Lights off.
Initialize Pacific or EPLD related Ambilight
settings (if applicable)
Because of a bug in the Pacific IC, all video and
display related Pacific parameters should be
initialized before initializing the ambilight related
Pacific parameters. If not, initializing the video and
display related Pacific parameters will overwrite the
ambilight parameters.
Pacific acknowledges?
Ping the Pacific through I²C
Release Pacific reset
and wait 200ms
Third Pacific boot retry?
No
Yes
Log Pacific error
Yes
Enable the Pacific output by sending the PanelConfig.PanelOn
to the Pacific
in case of a DFI set
This is needed here because the
Pacific has to deliver an output
clock towards the DFI. Otherwise
the DFI cannot deliver ambilight
functionality in the lampadaire
mode. The presence of the DFI
can be determined via the display
option.
Downloaded
successfully?
Download firmware into the channel
decoder
Third try?
No
No
Yes
Log channel decoder error
Yes
Channel decoder
TDA 10048?
Yes
No
- Channeldecoder type TDA10060
cannot be reloaded without reset
of the channeldecoder.
- Channeldecoder type TDA10048
can be reloaded without reset.
Initialize audio
Start 4 seconds preheating timer
in case of
an LPL scanning backlight LCD set.
Initialize Pacific
Wait until Cpipe delivers a stable output
clock
Reset EPLD
Wait 100ms
Reset Pacific clock
EPLD
and
Pacific
should
be reset
when a
stable
input
clock
become
s
available
at their
input.
Important remark:
Input vertical frequency
changes (48/50/60Hz)
detected during startup
sequence should not be
taken into account. The
end situation should
always be safeguarded. If
not, these changes will
lead to EPLD resets which
will switch on the display
and disturb the startup
performance.
Release reset MPEG4 module:
BOLT-ON-IO: High
MPEG4 module will start booting
autonomously.
Wait TBD ms
Start alive IIC polling
mechanism
POR polling positive?
yes
No
Log SW event:
STi7100PorFailure
Wait TBD ms
POR polling positive?
yes
No
bootSTi7100PorFailure:
Log HW error 38 and
generate cold boot
Alive
polling
NOK
Log SW event
STi7100AliveFailedError
and generate fast cold
reboot eventually
followed by a cold reboot.
Содержание 32PFL7403D/10
Страница 59: ...Circuit Diagrams and PWB Layouts 59 Q528 2E LB 7 Layout LCD Supply 37 B 42 Top Side H_16750_070 eps 110108 ...
Страница 60: ...60 Q528 2E LB 7 Circuit Diagrams and PWB Layouts Layout LCD Supply 42 Bottom Side H_16750_071 eps 110108 ...
Страница 126: ...126 Q528 2E LB 7 Circuit Diagrams and PWB Layouts Personal Notes E_06532_013 eps 131004 ...