NXP Semiconductors MC9S08QL4, Справочное руководство

Страница: 202 / 240

Chapter 15 Timer/Pulse-Width Modulator (S08TPMV3)
MC9S08QL8 MCU Series Reference Manual, Rev. 1
202 NXP Semiconductors
Table 15-2. TPMV2 and TPMV3 Porting Considerations
Action TPMV3 TPMV2
Write to TPMxCnTH:L registers
1
Any write to TPMxCNTH or TPMxCNTL registers Clears the TPM counter
(TPMxCNTH:L) and the
prescaler counter. Clears the TPM counter
(TPMxCNTH:L) only.
Read of TPMxCNTH:L registers
1
In BDM mode, any read of TPMxCNTH:L registers Returns the value of the TPM
counter that is frozen. If only one byte of the
TPMxCNTH:L registers was
read before the BDM mode
became active, returns the
latched value of TPMxCNTH:L
from the read buffer (instead of
the frozen TPM counter
value).
In BDM mode, a write to TPMxSC, TPMxCNTH or TPMxCNTL Clears this read coherency
mechanism.
Does not clear this read
coherency mechanism.
Read of TPMxCnVH:L registers
2
In BDM mode, any read of TPMxCnVH:L registers Returns the value of the
TPMxCnVH:L register. If only one byte of the
TPMxCnVH:L registers was
read before the BDM mode
became active, returns the
latched value of TPMxCNTH:L
from the read buffer (instead of
the value in the TPMxCnVH:L
registers).
In BDM mode, a write to TPMxCnSC Clears this read coherency
mechanism. Does not clear this read
coherency mechanism.
Write to TPMxCnVH:L registers
In Input Capture mode, writes to TPMxCnVH:L registers
3
Not allowed. Allowed.
In Output Compare mode, when (CLKSB:CLKSA not = 0:0),
writes to TPMxCnVH:L registers
3
Update the TPMxCnVH:L
registers with the value of
their write buffer at the next
change of the TPM counter
(end of the prescaler
counting) after the second
byte is written. Always update these registers
when their second byte is
written.