
NXP Semiconductors
UM11636
KITPF5200SKTEVM evaluation board
The IO PINS panel consists of three sections:
• Log window:
maintains a running log of events initiated during the current session. A
drop-down menu in the upper left allows the log to be filtered by register read, register
write, pin read, and pin write. Buttons in the upper right allow the Log window contents
to be saved, cleared, or run.
• PF5200 pins polling:
allows the PGOOD and RESETBMCU pins to be read or polled
during a selected time duration. In the indicator boxes, blue indicates low state, orange
indicates high state. The displayed logical level is the last one sent to the device and
not an actual sense of the pins.
• PF5200 pins setting:
allows the PWRON and TBBEN pins to be set. The PGOOD pin
must be set as a PGOOD or GPO function and not as a temperature sensor output. In
the indicator boxes, blue indicates low state, and orange indicates high state.
You can enter into TBB mode while the part is live. To change to TBB mode, open the
Script tool and go to the Mode tab.
5.2.3.4 Tab content
The Tab content window provides access to GUI functions that configure, monitor, and
control the PF5200 device during the evaluation session. There are ten tabs:
•
Register map
•
SW regulators
•
Sequence
•
Clock
•
PMIC config
•
Functional safety
•
Interrupts
•
Status
•
PMIC ID
5.2.3.4.1 Register map
The Register map tab allows you to read or write to the PF5200 registers.
There are two sub-menus:
• Functional:
functional registers access (I
2
C register map)
UM11636
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
User manual
Rev. 2 — 13 December 2021
36 / 51