APPENDIX B BLOCK DIAGRAM
102
Fig. B-1 Block Diagram of Control Board
CPU
PD70236GD-16
µ
OSC
32 MHz
OSC
4.9152 MHz
Serial
interface
I/O selector
Parallel
interface
PC bus
interface
Network
interface
ROM
768 KB
Driver
control
Buffer
Memory
selector
ROM
512 MB
Address bus
Data bus
Control bus
To driver module
Содержание IE-784000-R
Страница 2: ...2 MEMO...
Страница 12: ...12 MEMO...
Страница 21: ...21 CHAPTER 1 GENERAL Photo 1 3 Boards a Break board Event trace board Performance board b Supervisor board...
Страница 36: ...36 MEMO...
Страница 38: ...38 MEMO...
Страница 50: ...50 MEMO...
Страница 64: ...64 MEMO...
Страница 72: ...72 MEMO...
Страница 80: ...80 MEMO...
Страница 94: ...94 MEMO...
Страница 100: ...100 MEMO...
Страница 108: ...108 MEMO...
Страница 111: ...111 APPENDIX C JUMPER SETTING Fig C 1 Locations of Jumpers on IE 78000 R SV2 Board 2 2 Component side 4096 1024 JP2 JP1...