Functional Description
3-17
3
VMEP
∗
VMEbus present. If set, there is no VMEbus interface. If
cleared, the VMEbus interface is supported.
LANP
∗
Ethernet present. If set, no Ethernet transceiver interface
is installed. If cleared, there is on-board Ethernet
support.
SCSIP
∗
SCSI present. If set, there is no on-board SCSI interface.
If cleared, on-board SCSI is supported.
P2 Signal Multiplexing
Due to the limited supply of available pins in the P2 backplane
connectors of MVME2603/2604 models that are configured for
MVME761 I/O mode, certain signals are multiplexed through
VMEbus connector P2 for additional I/O capacity.
The signals affected are synchronous I/O control signals that pass
between the base board and the MVME761 transition module. The
multiplexing is a hardware function that is entirely transparent to
software.
Four signals are involved in the P2 multiplexing function: MXDO,
MXDI, MXCLK, and MXSYNC
∗
.
MXDO is a time-multiplexed data output line from the main board
and MXDI is a time-multiplexed line from the MVME761 module.
MXCLK is a 10MHz bit clock for the MXDO and MXDI data lines.
MXSYNC
∗
is asserted for one bit time at time slot 15 (refer to the
following table) by the MVME2603/2604 base board. The
MVME761 transition module uses MXSYNC
∗
to synchronize with
the base board.
A 16-to-1 multiplexing scheme is used with MXCLKÕs 10MHz bit
rate. Sixteen time slots are defined and allocated as follows:
Содержание MVME2603-1121A
Страница 1: ...MVME2600 Series Single Board Computer Installation and Use V2600A IH2 ...
Страница 6: ......
Страница 12: ...xii ...
Страница 14: ...xiv ...
Страница 70: ...System Considerations 1 54 1 ...
Страница 86: ...Programming Considerations 2 16 2 ...
Страница 112: ...Block Diagram 3 26 3 ...
Страница 174: ...Related Specifications A 10 A ...
Страница 178: ...FCC Compliance B 4 B ...
Страница 188: ...Proper Grounding C 10 C ...
Страница 206: ...Glossary GL 14 G L O S S A R Y ...