
9
LatticeEC Advanced Evaluation Board –
Lattice Semiconductor
Revision C User’s Guide
SPI 4.2
Provided for SPI 4.2 interfaces are two 6x10 backplane connectors. Connector J15 includes necessary data pairs
and control signals for transmit data, while J14 has been configured for receive data. Standard 100-ohm differential
termination is provided for all applicable receive signal pairs.
Table 11. SPI4.2 Transmit Connections
J15
Description
LatticeEC Pin
sysIO Bank
A1
SPI4_TDAT_P0
AA26
3
A2
SPI4_TDAT_P2
U25
3
A3
SPI4_TDAT_P4
T26
3
A4
SPI4_TDAT_P6
T21
3
A7
SPI4_TDAT_P8
R23
3
A8
SPI4_TDAT_P10
P26
3
A9
SPI4_TDAT_P12
P22
3
A10
SPI4_TDAT_P14
N22
3
B1
SPI4_TDAT_N0
AB26
3
B2
SPI4_TDAT_N2
U24
3
B3
SPI4_TDAT_N4
T25
3
B4
SPI4_TDAT_N6
U21
3
B7
SPI4_TDAT_N8
T24
3
B8
SPI4_TDAT_N10
R26
3
B9
SPI4_TDAT_N12
P23
3
B10
SPI4_TDAT_N14
N23
3
C5
SPI4_TSCLK
AC24
3
C6
SPI4_TSTAT0
AC26
3
C10
SPI4_TCTL_P
N24
3
D6
SPI4_TSTAT1
AC25
3
D10
SPI4_TCTL_N
N25
3
E1
SPI4_TDAT_P1
U22
3
E2
SPI4_TDAT_P3
U26
3
E3
SPI4_TDAT_P5
T23
3
E4
SPI4_TDAT_P7
R22
3
E5
SPI4_TDCLK_P
AA25
3
E7
SPI4_TDAT_P9
R24
3
E8
SPI4_TDAT_P11
P24
3
E9
SPI4_TDAT_P13
P21
3
E10
SPI4_TDAT_P15
M26
3
F1
SPI4_TDAT_N1
U23
3
F2
SPI4_TDAT_N3
V26
3
F3
SPI4_TDAT_N5
T22
3
F4
SPI4_TDAT_N7
R21
3
F5
SPI4_TDCLK_N
AB25
3
F7
SPI4_TDAT_N9
R25
3
F8
SPI4_TDAT_N11
P25
3
F9
SPI4_TDAT_N13
N21
3
F10
SPI4_TDAT_N15
N26
3