
24
LatticeEC Advanced Evaluation Board –
Lattice Semiconductor
Revision C User’s Guide
Appendix A. Schematics
Figure 14. Evaluation Board Block Diagram
5
5
4
4
3
3
2
2
1
1
D
D
C
C
B
B
A
A
elt
i
T
v
e
R
r
e
b
m
u
N
t
n
e
m
u
c
o
D
e
zi
S
t
e
e
h
S
:
et
a
D
f
o
C
A
G
B
pf
2
7
6
dr
a
o
B
n
oit
a
u
l
a
v
E
d
e
c
n
a
v
d
A
C
E
e
cit
t
a
L
A
8
1
,
4
2
r
e
b
m
e
v
o
N
,
y
a
d
s
e
n
d
e
W
4
0
0
2
0
k
n
a
B
3
k
n
a
B
A
G
P
F
x
R
2
.
4
I
P
S
6
k
n
a
B
R
D
D
t
r
o
p
p
u
S
x
T
2
.
4
I
P
S
M
A
R
D
S
I
C
P
t
i
B
-
2
3
5
k
n
a
B
7
k
n
a
B
1
k
n
a
B
g
n
i
p
y
t
o
t
o
r
P
2
k
n
a
B
4
k
n
a
B
M
A
R
C
F
d
n
o
c
i
m
e
S
e
c
i
t
t
a
Ln
o
i
t
a
r
o
p
r
o
C
r
o
t
c
u
)
2
t
e
e
h
S
(
)
3
t
e
e
h
S
(
)
6
t
e
e
h
S
(
)
4
t
e
e
h
S
(